ANY-1 Instruction Set

© 2021 Robert Finch

Table of Contents

Instruction Formats5	į
Example Instruction	í
nstructions	7
Arithmetic / Logical	7
ABS – Absolute Value	7
ADD - Addition	3
ADDIS – Add Immediate Shifted)
AND – Bitwise And)
ANDIS – Bitwise And Immediate Shifted	
AISPC – Add Immediate Shifted to PC)
BMM – Bit Matrix Multiply	}
BYTNDX – Byte Index	ļ
CNTLZ – Count Leading Zeros.	į
CNTPOP – Count Population	5
CSRx – Control and Status Access	7
DEP – Deposit	3
EXT –Extract Bitfield	3
EXTU –Extract Bitfield Unsigned)
FDP – Fused Dot Product)
MAX – Maximum Value)
MIN – Minimum Value)
MUL – Signed Multiply21	
MULF – Fast Unsigned Multiply21	
MUX – Multiplex21	
NEG - Negate)
NOT – Logical Not23	3
OR – Bitwise Or	ļ
ORIS – Bitwise Or Immediate Shifted	į
PERM – Permute Bytes	5

	SEQ – Set if Equal	. 26
	SGE – Set if Greater Than or Equal.	. 26
	SGEU – Set if Greater Than or Equal Unsigned	. 26
	SGT – Set if Greater Than.	. 27
	SGTU – Set if Greater Than Unsigned.	. 28
	SIGN - Sign	. 28
	SLL –Shift Left Logical Pair	. 29
	SLT – Set if Less Than	. 29
	SLE – Set if Less Than or Equal.	. 30
	SLEU – Set if Less Than or Equal	. 30
	SLTU – Set if Less Than Unsigned.	. 30
	SNE – Set if Not Equal	. 30
	SRA –Shift Right Arithmetic Pair	. 31
	SRL –Shift Right Logical Pair	. 32
	SUB - Subtract	. 33
	SUBF – Subtract From	. 34
	U21NDX – UTF21 Index.	. 35
	WYDNDX – Wyde Index	. 36
	XOR – Bitwise Exclusive Or.	. 37
	ZXB –Zero Extend Byte	. 38
	ZXW –Zero Extend Wyde	. 38
	ZXT –Zero Extend Tetra.	. 39
N	Memory Operations	. 40
	CEA – Compute Effective Address	. 40
	LDx – Load	. 42
	LDB – Load Byte (8 bits)	. 44
	LDBZ - Load Byte, Zero Extend (8 bits)	. 44
	LDO – Load Octa (64 bits)	. 45
	LDT – Load Tetra (32 bits)	. 46
	LDTZ - Load Tetra, Zero Extend (32 bits)	. 46
	LDW – Load Wyde (16 bits)	. 47
	LDWZ - Load Wyde, Zero Extend (16 bits)	. 47
	STx – Store	. 48

STB – Store Byte (8 bits)	50
STBZ – Store Byte and Zero (8 bits)	50
STT – Store Tetra (32 bits).	51
STTZ – Store Tetra and Zero (32 bits)	51
STW – Store Wyde (16 bits)	51
STWZ – Store Wyde and Zero (16 bits)	51
Flow Control (Branch Unit) Operations	53
BEQ – Branch if Equal	53
BGE – Branch if Greater Than or Equal.	54
BGEU – Branch if Greater Than or Equal Unsigned	55
BGT – Branch if Greater Than	55
BGTU – Branch if Greater Than Unsigned	56
BNE – Branch if Not Equal	57
BLE – Branch if Less Than or Equal	58
BLEU - Branch if Less Than or Equal Unsigned	58
BLT – Branch if Less Than	59
BLTU - Branch if Less Than Unsigned	59
BRA – Unconditional Branch	60
CHK – Check Register Against Bounds	61
JAL – Jump and Link	62
JMP – Jump	63
PFI – Poll for Interrupt.	63
RET – Return from Subroutine.	64
REX – Redirect Exception	65
SYNC -Synchronize	67
Floating Point Instructions	69
Vector Specific Instructions	70
Arithmetic / Logical	70
V2BITS	70
VACC - Accumulate	71
VBITS2V	72
VCIDX – Compress Index	73
VCMPRSS – Compress Vector	74

VEINS / VMOVSV – Vector Element Insert	75
VEX / VMOVS – Vector Element Extract	76
VSCAN	77
VSHLV – Shift Vector Left	78
VSHRV – Shift Vector Right	79
Memory Operations	80
CVLDx – Compressed Vector Load	80
CVSTx – Compressed Vector Store	82
Floating Point Instructions	84
Root Opcode Map	84
{SR3} Triadic Register Ops	
{SR2} Dyadic Register Ops	85
{SR1} Monadic Register Ops	

Instruction Formats

Immediate Format:

63	32	3130	2928	27 24	23 16	15 8	7	0
	Constant ₃₂	~2	U_2	Sz_4	Ra ₈	Rt_8	09h ₈	

Register Format:

SR1 (one source register)

2111 (011)		- 1061	,,,									
63 61	6058	57	50	4948	47 44	4341	40	39 32	31 24	23 16	15 8	7 0
~3	Rm_3	01	h_8	U_2	Sz_4	m_3	Z	~8	Func ₈	Ra ₈	Rt ₈	$03h_8$
SR2 (two	sourc	e regi	ster)									
63 61	60 58	57	50	4948	47 44	4341	40	39 32	31 24	23 16	15 8	7 0
~ ₃	Rm_3	01	h_8	U_2	Sz_4	m_3	Z	Func ₈	Rb_8	Ra ₈	Rt_8	$03h_8$
SR3 (thr	ee sour	ce reg	gister)								
,												
63 61	60 58	57	50	4948	47 44	4341	40	39 32	31 24	23 16	15 8	7 0
~ ₃	Rm_3	Fur	$1c_8$	U_2	Sz_4	m_3	Z	Rc_8	Rb_8	Ra_8	Rt_8	$03h_8$
SR4 (for	ır sourc	e regi	ster)									
,		Ü	,									
63 61	60 58	57	50	4948	47 44	4341	40	39 32	31 24	23 16	15 8	7 0
~3	Rm_3	Ro	\mathbf{l}_8	U_2	Sz_4	m_3	Z	Rc_8	Rb ₈	Ra ₈	Rt_8	$03h_8$

 $z: 1 = zero \ vector \ element \ if \ mask \ bit \ clear, 0 = vector \ element \ unchanged \ (ignored \ for \ scalar \ ops)$ $m_3: \ vector \ mask \ register \ (ignored \ for \ scalar \ operations).$

Rm₃: rounding mode

If any of Rt, Ra, Rb, Rc are vector registers, then the instruction is a vector instruction.

Rn ₈	
0 to 63	scalar registers
64 to 127	vector registers
128 to 255	Rn is a seven-bit constant

U_2	Execution Unit	Qualifier
0	Integer	.int
1	Floating-point	.fp
2	Decimal floating-point	.dfp
3	Posit	.pos

Sz_4	Size	Qualifier	Alt Qualifier
0	byte	.b	
1	wyde	.w	
2	tetra	.t	.s (single)
3	octa	.0	.d (double)
4	hexi	.h	.q (quad)

8	SIMD byte	.bp	
9	SIMD wyde	.wp	
10	SIMD tetra	.tp	.sp
11	SIMD octa	.op	.dp
12	SIMD hexi	.hp	.ap

Example Instruction

add.int.o x1,x2,x3,x0 ; scalar add of integers x2,x3

 $add.int.o\,v1,\!v2,\!v3,\!v0 \quad ;\, vector\, add\, of\, integers\,v2,\!v3$

add.int.o v1,v2,v0,x4 ; vector add scalar integers v2,x4

 $add.fp.o\,v1,v2,v3,v0 \qquad ;\, vector\, add\, float-point\, double\, v2,v3$

Instructions

Arithmetic / Logical

ABS - Absolute Value

Description:

This instruction takes the absolute value of a register and places the result in a target register.

Instruction Format: SR1

63 61	6058	57 50	4948	47 44	4341	40	39 32	31 24	23 16	15 8	7 0
~3	Rm_3	$01h_8$	U_2	Sz_4	m_3	Z	~8	48	Ra ₈	Rt_8	$03h_8$

Operation:

$$If Ra < 0$$

$$Rt = -Ra$$

$$else$$

$$Rt = Ra$$

Vector Operation

for
$$x = 0$$
 to VL - 1
if $(Vm[x]) Rt[x] = Ra[x] < 0 ? -Ra[x] : Ra[x]$

Exceptions: none

Notes:

For sign-magnitude formats this instruction simply clears the MSB of the number. No rounding occurs.

ADD - Addition

Description:

Add two values. The first operand must be in a register. The second operand may be in a register or may be an immediate value specified in the instruction.

Operation:

$$Rt = Ra + Imm$$

or

$$Rt = Ra + Rb + Rc$$

Vector Operation

for
$$x = 0$$
 to $VL - 1$
$$if (Vm[x]) Vt[x] = Va[x] + Vb[x] + Vc[x]$$

$$else if (z) Vt[x] = 0$$

Immediate Instruction Format

63	32	3130	2928	27 24	23 16	15 8	7 0
Constant ₃₂		~2	U_2	Sz_4	Ra_8	Rt_8	$04h_8$

Register Instruction Format

63 61	60 58	57	50	4948	47 44	4341	40	39 32	31 24	23 16	15 8	7 0	
~3	Rm_3	48		U_2	Sz_4	m_3	Z	Rc_8	Rb_8	Ra ₈	Rt_8	$03h_8$	1

ADDIS – Add Immediate Shifted

Description:

Perform an addition operation between operands. The immediate constant is shifted left by a multiple of 32 bits and sign extended to the left and zero extended to the right before use.

Immediate Instruction Format

63		32	3128	2724	23 16	15 8	7 0
	Constant ₃₂		Fn ₄	Sh ₄	Ra_8	Rt ₈	Opcode ₈
63		32	3128	2724	23 16	15 8	7 0
	Constant ₃₂		4_4	Sh ₄	Ra ₈	Rt ₈	Opcode ₈

Operation

$$Rt = Ra + (Immediate \ll (32 * Sh))$$

AND - Bitwise And

Description:

Perform a bitwise 'and' operation between operands. The first operand must be in a register. The second operand may be in a register of may be an immediate value specified in the instruction. A third source operand must be in a register. The immediate constant is one extended before use.

Immediate Instruction Format

63	32	3130	2928	27 24	23 16	15 8	7 ()
Constant ₃₂		~2	~2	Sz_4	Ra ₈	Rt ₈	$08h_8$	

Register Instruction Format

63 61	60 58	57	50	4948	47 44	4341	40	39	32	31	24	23	16	15	8	7	0
~3	Rm ₃	88	3	~2	Sz_4	m ₃	Z	Ro	C_8	R	b ₈	R	a_8	R	t_8	03	$3h_8$

Operation:

Rt = Ra & Imm

or

Rt = Ra & Rb & Rc

Vector Operation

for
$$x=0$$
 to $VL-1$
$$if \ (Vm[x]) \ Vt[x]=Va[x] \ \& \ Vb[x] \ \& \ Vc[x]$$

$$else \ if \ (z) \ Vt[x]=0$$

ANDIS – Bitwise And Immediate Shifted

Description:

Perform a bitwise and operation between operands. The immediate constant is shifted left a multiple of 32 bits and one extended to the left and right before use.

Immediate Instruction Format

63	32	3128	2724	23 16	15 8	7 (0
Constant ₃₂		84	Sh ₄	Ra_8	Rt ₈	Opcode	

Operation

 $Rt = Ra \ \& \ ((Immediate << (32*Sh2)) | \ 0xFFFFFFF)$

AISPC – Add Immediate Shifted to PC

Description:

This instruction forms the sum of the program counter and an immediate value shifted left a multiple of 32 times. The result is then placed in the target register. The low order 32 bits of the target register are zeroed out.

Instruction Format

63		32	3128	2724	23 16	15 8	7	0
	Constant ₃₂		F_4	Sh_4	63 ₈	Rt ₈	Opc	ode ₈

BMM – Bit Matrix Multiply

BMM Rt, Ra, Rb

Description:

The BMM instruction treats the bits of register Ra and register Rb as an 8x8 matrix and performs a bit matrix multiply of the two registers and stores the result in the target register. An alternate mnemonic for this instruction is MOR.

Instruction Format: S2

63 61	60 58	57 50	4948	47 44	4341	40	39 32	31 24	23 16	15 8	7 0
Fn_3	Rm_3	$03h_8$	U_2	Sz_4	m_3	Z	~8	Rb_8	Ra ₈	Rt ₈	$03h_8$

Fn ₃	Function
0	MOR
1	MXOR
2	MORT (MOR transpose)
3	MXORT (MXOR transpose)
4 to 7	reserved

Operation:

$$for I = 0 to 7$$

$$for j = 0 to 7$$

Rt.bit[i][j] = (Ra[i][0]&Rb[0][j]) | (Ra[i][1]&Rb[1][j]) | ... | (Ra[i][15]&Rb[15][j])

Clock Cycles: 1

Execution Units: Integer ALU

Exceptions: none

Notes:

The bits are numbered with bit 63 of a register representing I, j = 0, 0 and bit 0 of the register representing I, j = 7, 7.

BYTNDX – Byte Index

Description:

This instruction searches Ra, which is treated as an array of eight bytes, for a byte value specified by Rb or an immediate value and places the index of the byte into the target register Rt. If the byte is not found -1 is placed in the target register. A common use would be to search for a null byte. The index result may vary from -1 to +7. The index of the first found byte is returned (closest to zero).

Instruction Format: SR2

										23 16		
0_3	Rm_3	~,	8	0_2	Sz_4	m_3	Z	~8	Rb ₈	Ra ₈	Rt ₈	$1Ah_8$
												· ·

63 61	60 58	57 5	0 4948	47 44	4341	40	39 32	31 24	23 16	15 8	7 0
13	Rm ₃	~8	0_2	Sz_4	m_3	Z	~8	Imm ₈	Ra ₈	Rt_8	$1Ah_8$

R2 Supported Formats: .w, .t, .o

Clock Cycles: 1

Execution Units: Integer ALU

Operation:

Rt = Index of (Rb in Ra)

CNTLZ - Count Leading Zeros

Description:

Count the number of leading zeros (starting at the MSB) in Ra and place the count in the target register.

Instruction Format: SR1

63 61	6058	57	50	4948	47 44	4341	40	39	32	31	24	23	16	15	8	7	0
~3	Rm_3	0Ch	18	0_2	Sz_4	m_3	Z	0C	h_8	0	8	R	a_8	R	t_8	0	$3h_8$

R1 Supported Formats: .b .w, .t, .o

Clock Cycles: 1

Execution Units: Integer ALU

CNTPOP – Count Population

Description:

Count the number of ones and place the count in the target register.

Vector Operation

for
$$x = 0$$
 to $VL - 1$

if
$$(Vm[x]) Vt[x] = popcnt(Va[x])$$

Instruction Format: SR1

63 61	6058	57 50	4948	47 44	4341	40	39 32	31 24	23 16	15 8	7 0	
~3	Rm_3	$0Ch_8$	0_2	Sz_4	m_3	Z	$0Ch_8$	2_{8}	Ra ₈	Rt_8	$03h_8$	

Execution Units: integer ALU

CSRx – Control and Status Access

Description:

The CSR instruction group provides access to control and status registers in the core. For the read operation the current value of the CSR is placed in the target register Rt.

Instruction Format: CSR

63 61	60 58	57	50	4948	47 44	4341	40	39	24	23 16	15 8	7 0	
~3	Op_3	0Fł	1_8	U_2	Sz_4	m_3	Z	Regno ₁₆		Ra_8	Rt_8	44h ₈	

Op ₃		Operation
0	CSRR	Only read the CSR, no update takes place, Ra should be R0.
1	CSRW	Write to CSR
2	CSRS	Set CSR bits
3	CSRC	Clear CSR bits
4 to 7		reserved

CSRS and CSRC operations are only valid on registers that support the capability.

The Regno_[15..12] field is reserved to specify the operating mode. Note that registers cannot be accessed by a lower operating mode.

Execution Units: Integer, the instruction may be available on only a single execution unit (not supported on all available integer units).

Clock Cycles: 1

Exceptions: privilege violation attempting to access registers outside of those allowed for the operating mode.

DEP – Deposit

Description:

Insert to a bitfield. Rc specifies the bitfield offset, Rd specifies the width of the bitfield. Rb specifies the data to insert. Ra contains the original source data. The least significant Rd minus one bits of Rb are inserted into Ra at the position specified by Rc. The final result is placed into Rt.

This instruction may also be used to perform a left shift of a single register by specifying x0 for Ra.

Formats Supported: SR3

63 61	60 58	57	50	4948	47 44	4341	40	39	32	31	24	23	16	15	8	7	0
~3	Rm_3	Rd	-8	U_2	Sz_4	m_3	Z	Rc	8	R	b_8	R	a_8	R	t_8	1D	h ₈

Operation Size: .o, .t, .w, .b

Execution Units: integer ALU

Exceptions: none

Example:

EXT -Extract Bitfield

Description:

A bitfield is extracted from the source by shifting the source to the right and 'and' masking. The result is sign extended to the width of the machine. This instruction may be used to sign extend a value from an arbitrary bit position. The width specified should be one less than the desired width. The source is value is contained in the register pair Ra, Rb. The field width is specified by Rc and field offset by Rd.

Instruction Format: SR4

63 61	60 58	57	50	4948	47 44	4341	40	39	32	31	24	23	16	15	8	7	0
~3	Rm_3	Rd ₈	2	U_2	Sz_4	m_3	Z	R	C_8	Rł	\mathfrak{d}_8	R	a_8	Rt	8	2	Ch ₈

Execution Units: Integer ALU

Exceptions: none

Notes:

EXTU – Extract Bitfield Unsigned

Description:

A bitfield is extracted from the source by shifting the source to the right and 'and' masking. The result is zero extended to the width of the machine. This instruction may be used to zero extend a value from an arbitrary bit position. The width specified should be one less than the desired width.

Instruction Format: SR4

63 61	60 58	57 50	4948	47 44	4341	40	39 32	31 24	23 16	15 8	7 0
~3	Rm_3	Rd_8	U_2	Sz_4	m_3	Z	Rc_8	Rb_8	Ra ₈	Rt_8	24h ₈

Execution Units: Integer ALU

Exceptions: none

Notes:

FDP - Fused Dot Product

Description:

Calculate the dot product x = (a * b) + (c * d). The operations are fused together meaning no rounding occurs until the final product is produced.

Instruction Format: SR4

_	63 61	60 58	57	50	4948	47 44	4341	40	39	32	31	24	23	16	15	8	7	0
	~ ₃	Rm_3	R	d_8	U_2	Sz_4	m_3	Z	R	c_8	R	b_8	R	a_8	R	t_8	37	$^{7}h_{8}$

MAX - Maximum Value

Description:

Determines the maximum of three values in registers Ra, Rb, Rc and places the result in the target register Rt.

Instruction Format

63 61	60 58	57	50	4948	47 44	4341	40	39	32	31	24	23	16	15	8	7	0
~3	Rm_3	Fui	nc_8	U_2	Sz_4	m_3	Z	Rc ₈	8	R	b_8	R	a_8	R	t_8	03	$8h_8$

Operation:

$$IF Ra > Rb \text{ and } Ra > Rc$$

$$Rt = Ra$$

$$else \text{ if } Rb > Rc$$

$$Rt = Rb$$

$$else$$

$$Rt = Rc$$

MIN - Minimum Value

Description:

Determines the minimum of three values in registers Ra, Rb, Rc and places the result in the target register Rt.

Instruction Format

63 61	60 58	57	50	4948	47 44	4341	40	39 32	31 24	23 16	15 8	7 0
~3	Rm ₃	Func	28	U_2	Sz_4	m_3	Z	Rc_8	Rb_8	Ra ₈	Rt ₈	03h ₈

Operation:

$$IF Ra < Rb \ and \ Ra < Rc$$

$$Rt = Ra$$

$$else \ if \ Rb < Rc$$

$$Rt = Rb$$

$$else$$

$$Rt = Rc$$

MUL – Signed Multiply

Description:

Multiply two values. The first operand must be in a register. The second operand may be in a register or may be an immediate value specified in the instruction. Both the operands are treated as signed values, the result is a signed result.

Vector Operation

for x = 0 to VL - 1

if (Vm[x]) Vt[x] = Va[x] * Vb[x]

Exceptions: multiply overflow, if enabled

MULF – Fast Unsigned Multiply

Description:

Multiply two values. The first operand must be in a register. The second operand may be in a register or may be an immediate value specified in the instruction. Both the operands are treated as unsigned values. The result is an unsigned result. The fast multiply multiplies only the low order 24 bits of the first operand times the low order 16 bits of the second. The result is a 40-bit unsigned product.

Exceptions: none

MUX – Multiplex

Description:

The MUX instruction performs a bit-by-bit copy of a bit of Rb to the target register if the corresponding bit in Ra is set, or a copy of a bit from Rc if the corresponding bit in Ra is clear.

Instruction Format

63 61	60 58	57 50	4948	47 44	4341	40	39 32	31 24	23 16	15 8	7 0	
~ ₃	Rm_3	$1Bh_8$	0_2	Sz_4	m_3	Z	Rc_8	Rb_8	Ra ₈	Rt ₈	$03h_8$	

Exceptions: none

Execution Units: integer ALU

NEG - Negate

Description:

This is an alternate mnemonic for the SUB instruction where the first register operand is R0.

Instruction Format: SR2

63 61	60 58	57	50	4948	47 44	4341	40	39 3	32	31 24	23 16	15 8	7	0
~3	Rm_3	0Ch	18	U_2	Sz_4	m_3	Z	58		Rb_8	0_8	Rt_8	$03h_8$	

Scalar Operation

$$Rt = 0 - Rb$$

Vector Operation

for
$$x = 0$$
 to $VL - 1$
if $(Vm[x]) Vt[x] = 0 - Vb[x]$
else if $(z) Vt[x] = 0$
else $Vt[x] = Vt[x]$

Notes

For sign-magnitude operations the sign bit is inverted, no subtract occurs. The result is not rounded.

NOT – Logical Not

Description:

This instruction takes the logical 'not' value of a register and places the result in a target register. If the source register contains a non-zero value, then a zero is loaded into the target. Otherwise, if the source register contains a zero a one is loaded into the target register.

Instruction Format: SR2

 63 61	60 58	57	50	4948	47 44	4341	40	39	32	31	24	23	16	15	8	7	0
~ ₃	Rm_3	0C	h_8	U_2	Sz_4	m_3	Z	5	8	0	8	Ra	\mathfrak{d}_8	Rı	t_8	03	Sh ₈

Register Instruction Format

47	42	4140	39 36	35 33	32	31 26	25 20	19 14	13 8	7	6 0
01	h_6	0_2	Sz_4	~3	~	~ ₆	$05h_6$	Ra ₆	Rt_6	0	$03h_7$

Operation:

Rt = !Ra

OR - Bitwise Or

Description:

Perform a bitwise or operation between operands. The immediate constant is zero extended before use.

Immediate Instruction Format

633	,	3130	2928	27 24	23 16	15 8	7 0
Constant ₃₂		~2	0_2	Sz_4	Ra ₈	Rt ₈	$09h_8$

Register Instruction Format

63 61	60 58	57 5	4948	47 44	4341	40	39 32	31 24	23 16	15 8	7 0	
~3	Rm_3	$09h_8$	0_2	Sz_4	m_3	Z	Rc_8	Rb_8	Ra ₈	Rt_8	$03h_8$	

Operation

 $Rt = Ra \mid Immediate$

OR

 $Rt = Ra \mid Rb \mid Rc$

Vector Operation

for
$$x = 0$$
 to VL-1

if
$$(Vm[x]) Vt[x] = Va[x] | Vb[x] | Vc[x]$$

ORIS – Bitwise Or Immediate Shifted

Description:

Perform a bitwise or operation between operands. The immediate constant is shifted left a multiple of 32 bits and zero extended to the left and right before use.

Immediate Instruction Format

63	32	3128	2724	23 16	15 8	7	0
Constant ₃₂		9_{4}	Sh ₄	Ra ₈	Rt_8	Opcod	de_8

Operation

 $Rt = Ra \mid (Immediate \ll (32 * Sh2))$

Exceptions: none

PERM – Permute Bytes

Description:

This instruction allows any combination of bytes in a source register to be copied to a target register. The low order twenty-four bits of register Rb or a 12-bit immediate constant are used to identify which source bytes are copied to the destination. The twenty-four-bit value is composed of eight three-bit fields. Field S0 indicates the source byte for target byte position 0. S1 indicates the source byte for target byte position 1. S2 to S7 work similarly for the remaining target bytes. There are many interesting possibilities with this instruction. A single source byte could be copied to all target byte positions for instance. Or the order of bytes in a word could be reversed.

Instruction Format: SR2, PERM

63 61	60 58	57	50	4948	47 44	4341	40	39 3	2 31	24	23 16	15 8	7	0
0_3	Rm_3	~8		0_2	Sz_4	m_3	Z	~8	Rb	8	Ra ₈	Rt_8	17h	1_8
•	•				•			•	•		•			
63 61	60 58	57	50	4948	47 44	4341	40	39		24	23 16	15 8	7	0
13	Rm_3	Imm_2	316	0_2	Sz_4	m_3	Z	I	mm ₁₅₀		Ra ₈	Rt ₈	17h	18

Execution Units: integer ALU

Clock Cycles: 1

SEQ – Set if Equal

Description:

The set instruction places a 1 or 0 in the target register based on the relationship between the two source operands. If operand Ra is equal to a second operand in register (Rb) or an immediate constant then the target register is set to a one, otherwise the target register is set to a zero.

For floating-point operations positive and negative zero are considered equal.

If a vector operation is taking place then the target register is one of the vector mask registers.

Immediate Instruction Format

63 32	3130	2928	27 24	23 16	15 8	7 0
Constant ₃₂	~2	U_2	Sz_4	Ra ₈	Rt_8	26h ₈

Register Instruction Format

_	63 61	60 58	57	50	4948	47 44	4341	40	39	32	31	24	23	16	15	8	7	0
	~ ₃	Rm_3	26h	1_8	U_2	Sz_4	m_3	Z	~8		Rt) 8	R	a_8	R	t ₈	03	$3h_8$

SGE – Set if Greater Than or Equal

Description:

The set instruction places a 1 or 0 in the target register based on the relationship between the two source operands. If operand Ra is greater than or equal to a second operand in register (Rb) then the target register is set to a one, otherwise the target register is set to a zero. The operands are treated as signed values.

There is no immediate form to this instruction. An immediate equivalent may be achieved using the SGT instruction and adjusting the constant by one.

SGEU – Set if Greater Than or Equal Unsigned

Description:

The set instruction places a 1 or 0 in the target register based on the relationship between the two source operands. If operand Ra is greater than or equal to a second operand in register (Rb) then the target register is set to a one, otherwise the target register is set to a zero. The operands are treated as signed values.

There is no immediate form to this instruction. An immediate equivalent may be achieved using the SGTU instruction and adjusting the constant by one.

SGT - Set if Greater Than

Description:

The set instruction places a 1 or 0 in the target register based on the relationship between the two source operands. If operand Ra is greater than a second operand which is a constant supplied in the instruction, then the target register is set to a one, otherwise the target register is set to a zero. The operands are treated as signed values.

There is no register form of this instruction. The register equivalent operation may be performed using the SLT instruction and swapping the registers.

SGTU – Set if Greater Than Unsigned

Description:

The set instruction places a 1 or 0 in the target register based on the relationship between the two source operands. If operand Ra is greater than a second operand which is a constant supplied in the instruction, then the target register is set to a one, otherwise the target register is set to a zero. The operands are treated as signed values.

There is no register form of this instruction. The register equivalent operation may be performed using the SLTU instruction and swapping the registers.

SIGN - Sign

Synopsis

Take sign of value. Rt = Ra < 0 ? -1 : Ra = 0 ? 0 : 1

Description

The sign of a register is placed in the target register Rt.

Vector Operation

```
for x = 0 to VL - 1 if (Vm[x]) Vt[x] = Va[x] < 0 ? -1 : Va[x] = 0 ? 0 : 1
```

SLL –Shift Left Logical Pair

Description:

Left shift a pair of operand values by an operand value and place the result in the target register. The upper 64 bits of the result are placed in the target register. Zeros are shifted into the least significant bits. The operand pair must be in registers specified by the Ra and Rb field of the instruction. The third operand may be either a register specified by the Rc field of the instruction, or an immediate value.

This instruction may also be used to perform a left rotate of a single register by specifying the same register for Ra and Rb.

Formats Supported: SR3

63 61	60 58	57 50	4948	47 44	4341	40	39 32	31 24	23 16	15 8	7 0	
~3	Rm_3	8	0_2	Sz_4	m_3	Z	Rc_8	Rb_8	Ra ₈	Rt ₈	$03h_8$	1

Operation Size: .o, .t, .w, .b

Execution Units: integer ALU

Exceptions: none

Example:

SLT - Set if Less Than

Description:

The set instruction places a 1 or 0 in the target register based on the relationship between the two source operands. If operand Ra is less than a second operand in either a register (Rb) or a constant supplied in the instruction, then the target register is set to a one, otherwise the target register is set to a zero. The operands are treated as signed values.

The register form of the instruction may also be used to test for greater than by swapping the operands around.

SLE – Set if Less Than or Equal

Description:

The set instruction places a 1 or 0 in the target register based on the relationship between the two source operands. If operand Ra is less than or equal to a second operand in register (Rb) then the target register is set to a one, otherwise the target register is set to a zero. The operands are treated as signed values.

There is no immediate form to this instruction. An immediate equivalent may be achieved using the SLT instruction and adjusting the constant by one.

SLEU – Set if Less Than or Equal

Description:

The set instruction places a 1 or 0 in the target register based on the relationship between the two source operands. If operand Ra is less than or equal to a second operand in register (Rb) then the target register is set to a one, otherwise the target register is set to a zero. The operands are treated as unsigned values.

There is no immediate form to this instruction. An immediate equivalent may be achieved using the SLTU instruction and adjusting the constant by one.

SLTU – Set if Less Than Unsigned

Description:

The set instruction places a 1 or 0 in the target register based on the relationship between the two source operands. If operand Ra is less than a second operand in either a register (Rb) or a constant supplied in the instruction, then the target register is set to a one, otherwise the target register is set to a zero. The operands are treated as unsigned values.

The register form of the instruction may also be used to test for greater than by swapping the operands around.

SNE – Set if Not Equal

Description:

The set instruction places a 1 or 0 in the target register based on the relationship between the two source operands. If operand Ra is not equal to a second operand in register (Rb) or an immediate constant then the target register is set to a one, otherwise the target register is set to a zero.

For floating-point operations positive and negative zero are considered equal.

SRA -Shift Right Arithmetic Pair

Description:

This is an alternate mnemonic for the signed field extract EXT instruction.

Right shift a pair of operand values by an operand value and place the result in the target register. The lower 64 bits of the result are placed in the target register. The sign bit is shifted into the most significant bits. The operand pair must be in registers specified by the Ra and Rb field of the instruction. The third operand may be either a register specified by the Rc field of the instruction, or an immediate value.

Instruction Format: SR4

63 61	60 58	57 50	4948	47 44	4341	40	39 32	31 24	23 16	15 8	7 0
~3	Rm_3	BFh ₈	0_2	Sz_4	m_3	Z	Rc_8	Rb_8	Ra ₈	Rt_8	2Ch ₈

Operation Size: .o, .t, .w, .b

Execution Units: integer ALU

Exceptions: none

Example:

SRL –Shift Right Logical Pair

Description:

This is an alternate mnemonic for the unsigned field extract EXTU instruction.

Right shift a pair of operand values by an operand value and place the result in the target register. The lower 64 bits of the result are placed in the target register. Zeros are shifted into the most significant bits. The operand pair must be in registers specified by the Ra and Rb field of the instruction. The third operand may be either a register specified by the Rc field of the instruction, or an immediate value.

This instruction may also be used to perform a right rotate of a single register by specifying the same register for Ra and Rb.

Instruction Format: SR4

_	63 61	60 58	57 50	4948	47 44	4341	40	39	32	31 24	23 16	15 8	7 0
	~3	Rm_3	BFh_8	0_2	Sz_4	m_3	Z	Rc ₈	3	Rb_8	Ra ₈	Rt_8	24h ₈

Operation Size: .o, .t, .w, .b

Execution Units: integer ALU

Exceptions: none

Example:

SUB - Subtract

Description:

Subtract two values. Both operands must be in a register or small immediates.

Instruction Format: SR2

63 61	60 58	57	50	4948	47 44	4341	40	39	32	31	24	23	16	15	8	7	0
~ ₃	Rm_3	0Ch	1_8	U_2	Sz_4	m_3	Z	5	8	Rb) ₈	Ra	a_8	Rt		0	$3h_8$

Scalar Operation

$$Rt = Ra - Rb$$

Vector Operation

for
$$x = 0$$
 to $VL - 1$
if $(Vm[x]) Vt[x] = Va[x] - Vb[x]$
else if $(z) Vt[x] = 0$
else $Vt[x] = Vt[x]$

SUBF – Subtract From

Description:

Subtract two values. The first operand must be in a register. The second operand must be an immediate value specified in the instruction. There is no register form for this instruction.

Immediate Instruction Format

63	32	3130	2928	27 24	23 16	15 8	7 0
Constant ₃₂		~2	U_2	Sz_4	Ra ₈	Rt ₈	$05h_8$

Operation:

Rt = Imm - Ra

U21NDX – UTF21 Index

Description:

This instruction searches Ra, which is treated as an array of three UTF21 values, for a value specified by Rb or an immediate value and places the index of the value into the target register Rt. If the UTF21 value is not found -1 is placed in the target register. A common use would be to search for a null. The index result may vary from -1 to +2. The index of the first found value is returned (closest to zero).

Instruction Format: SR2

63 61	60 58	57	50	4948	47 44	4341	40	39	32	31	24	23	16	15	8	7	0
0_3	Rm_3	~8	3	0_2	Sz_4	m_3	Z	~8		R	b_8	R	a_8	R	t_8	23	$3h_8$

63 61	60 58	57 50	4948	47 44	4341	40	39 24	23 16	15 8	7 0
13	Rm_3	Imm ₂₃₁₆	0_2	Sz_4	m_3	Z	Imm_{150}	Ra_8	Rt_8	$23h_8$

R2 Supported Formats: .t, .o

Clock Cycles: 1

Execution Units: Integer ALU

Operation:

Rt = Index of (Rb in Ra)

WYDNDX – Wyde Index

Description:

This instruction searches Ra, which is treated as an array of four wydes, for a wyde value specified by Rb or an immediate value and places the index of the wyde into the target register Rt. If the wyde is not found -1 is placed in the target register. A common use would be to search for a null wyde. The index result may vary from -1 to +3. The index of the first found wyde is returned (closest to zero).

Instruction Format: SR2

63 61	60 58	57	50	4948	47 44	4341	40	39	32	31	24	23	16	15	8	7	0
0_3	Rm ₃	~8		0_2	Sz_4	m_3	Z	~;	8	R	b_8	R	a_8	R	t_8	11	Bh_8

63 61	60 58	57 50	4948	47 44	4341	40	39 24	23 16	15 8	7 0
13	Rm_3	~8	0_2	Sz_4	m_3	Z	Imm_{16}	Ra ₈	Rt ₈	$1\mathrm{Bh}_8$

R2 Supported Formats: .t, .o

Clock Cycles: 1

Execution Units: Integer ALU

Operation:

Rt = Index of (Rb in Ra)

XOR – Bitwise Exclusive Or

Description:

Perform a bitwise exclusive or operation between operands. The first operand must be in a register. The second operand may be a register or immediate value. A third operand must be in a register. The immediate constant is zero extended before use.

Immediate Instruction Format

63 32	3130	2928	27 24	23 16	15 8	7 0
Constant ₃₂	~2	0_2	Sz_4	Ra ₈	Rt ₈	$0Ah_8$

Register Instruction Format

63 61	60 58	57	50	4948	47 44	4341	40	39	32	31	24	23	16	15	8	7	0
~3	Rm_3	0Ah	8	02	Sz_4	m ₃	Z	Ro	28	R	b ₈	R	a_8	Rı	t _s	03	$3h_8$

Operation

Rt = Ra ^ Immediate

OR

 $Rt = Ra \land Rb \land Rc$

Vector Operation

for
$$x = 0$$
 to VL-1
$$if (Vm[x]) Vt[x] = Va[x] \wedge Vb[x] \wedge Vc[x]$$

$$else if (z) Vt[x] = 0$$

$$else Vt[x] = Vt[x]$$

ZXB – Zero Extend Byte

Description:

This is an alternate mnemonic for the bitfield extract (EXTU) operation.

Instruction Format: EXT

A bitfield in the source specified by Ra is extracted, the result is copied to the target register. Rc specifies the bit offset. Rd specifies the bit width.

Clock Cycles: 1

Execution Units: Integer ALU

Exceptions: none

Notes:

ZXW - Zero Extend Wyde

Description:

This is an alternate mnemonic for the bitfield extract (EXTU) operation.

Instruction Format: BFI

A bitfield in the source specified by Ra is extracted, the result is copied to the target register. Rc specifies the bit offset. Rd specifies the bit width.

Clock Cycles: 1

Execution Units: Integer ALU

Exceptions: none

Notes:

ZXT – Zero Extend Tetra

Description:

This is an alternate mnemonic for the bitfield extract (EXTU) operation.

Instruction Format: EXT

A bitfield in the source specified by Ra is extracted, the result is copied to the target register. Rc specifies the bit offset. Rd specifies the bit width.

Clock Cycles: 1

Execution Units: Integer ALU

Exceptions: none

Notes:

Memory Operations

$CEA-Compute\ Effective\ Address$

Description:

This instruction computes the effective address for a load/store operation.

Formats Supported:

Scalar Indexed Form (LD)

The effective address (EA) is calculated as the sum of Ra plus Rb multiplied by a scale and a constant and placed in target register Rt.

63 50	4948	47 44	4341	40	39 32	31 24	23 16	15 8	7 0
Const ₂₁₈	U_2	Sz_4	Sc_3	Z	Const _{7.0}	Rb ₈	Ra ₈	Rt ₈	68h ₈

z: 1 = zero extend, 0 = sign extend

Sc ₃	Multiplier
0	1
1	2
2	4
3	8
4	16

Operation:

$$Rt = d + Ra + Rb * Sc$$

Vector forms

Stridden Form (LDS)

63	50	4948	47 44	4341	40	39 32	31 24	23 16	15 8	7 0
Const	218	U_2	Sz_4	m_3	Z	Const _{7.0}	Rb_8	Ra ₈	Rt_8	69h ₈

Vm[x]	Z	Result
0	0	Vt[x] = Vt[x] (unchanged)
0	1	Vt[x] = 0 (set to zero)
1	0	Vt[x] = memory address
1	1	Vt[x] = memory address

U_2	Unit
0	integer
1	floating-point

2	decimal-float
3	posit

Sz_4	Operation Size
0	byte
1	wyde
2	tetra
3	octa
4	hexi

Operation:

$$\label{eq:continuous_section} \begin{split} &for \ x=0 \ to \ vector \ length \\ &if \ (Vm[x]) \\ &Vt[x]=d+Ra+Rb * x \\ &else \\ &Vt[x]=z \ ? \ 0 : Vt[x] \end{split}$$

Indexed Form

63	48	47 44	4341	40	39 32	31	24	23 16	15	8	7	0
Co	nst ₂₃₈	Sz_4	m_3	Z	Const ₇	0 Vt	o_8	Ra ₈	R	t ₈	6A	h_8

Operation:

$$\begin{split} n &= 0 \\ for \ x &= 0 \ to \ vector \ length \\ if \ (Vm[x]) \\ Vt[x] &= d + Ra + Vb[x] \\ else \\ Vt[x] &= z \ ? \ 0 : Vt[x] \end{split}$$

LDx - Load

Description:

Load a value from memory into a register.

Formats Supported:

Scalar Indexed Form (LD)

The effective address (EA) is calculated as the sum of Ra plus Rb multiplied by a scale and a constant.

63	50	4948	47 44	4341	40	39 32	31 24	23 16	15 8	7 0
Con	st ₂₁₈	U_2	Sz_4	Sc_3	Z	Const _{7.}	Rb_8	Ra_8	Rt_8	60h ₈

z: 1 = zero extend, 0 = sign extend

Sc_3	Multiplier
0	1
1	2
2	4
3	8
4	16

Operation:

Rt = Memory[d + Ra + Rb * Sc]

Vector forms

Stridden Form (LDS)

_ 63	50	4948	47 44	4341	40	39 32	31 24	23 16	15 8	7 0
Const ₂₁₈		U_2	Sz_4	m_3	Z	Const _{7.0}	Rb_8	Ra ₈	Rt_8	61h ₈

Data is loaded from memory addresses separated by the stride amount specified by register field Rb, beginning with the sum of Ra and an immediate value. If the vector mask bit is clear and the 'z' bit is set in the instruction then the corresponding element of the vector register is loaded with zero. If the vector mask bit is clear and the 'z' bit is clear in the instruction then the corresponding element of the vector register is left unchanged (no value is loaded from memory).

Elements are loaded only up to the length specified in the vector length register.

Vm[x]	Z	Result
0	0	Vt[x] = Vt[x] (unchanged)
0	1	Vt[x] = 0 (set to zero)
1	0	Vt[x] = memory, sign extended
1	1	Vt[x] = memory, zero extended

U_2	Unit
0	integer
1	floating-point
2	decimal-float
3	posit

Sz_4	Operation Size
0	byte
1	wyde
2	tetra
3	octa
4	hexi

Operation:

$$\label{eq:continuous_section} \begin{split} &for \ x=0 \ to \ vector \ length \\ &if \ (Vm[x]) \\ &Vt[x] = Memory[d+Ra+Rb*x] \\ &else \\ &Vt[x] = z \ ? \ 0 : Vt[x] \end{split}$$

Indexed Form

Data is loaded from memory addresses beginning with the sum of Ra and a vector element from Vb.

63	48	47 44	4341	40	39 32	31 24	23 16	15 8	7 0
Const ₂₃₈		Sz_4	m_3	Z	Const _{7.0}	Vb_8	Ra ₈	Rt ₈	62h ₈

Operation:

$$\begin{split} n &= 0 \\ for \ x &= 0 \ to \ vector \ length \\ & if \ (Vm[x]) \\ & Vt[x] &= Memory[d + Ra + Vb[x]] \\ & else \\ & Vt[x] &= z \ ? \ 0 : Vt[x] \end{split}$$

LDB – Load Byte (8 bits)

Description:

Data is loaded from the memory address which is the sum of an immediate value and the sum of Ra and Rb times a scale. The value loaded is sign extended from bit 7 to the machine width.

Formats Supported: LD

Operation:

 $Rd = Memory_8[d + Ra + Rb*Sc]$

Exceptions: none

LDBZ – Load Byte, Zero Extend (8 bits)

Description:

Data is loaded from the memory address which is the sum of an immediate value and the sum of Ra and Rb times a scale. The value loaded is zero extended from bit 8 to the machine width.

Formats Supported: LD

Operation:

 $Rd = Memory_8[d + Ra + Rb*Sc]$

LDO – Load Octa (64 bits)

Description:

Data is loaded into Rt from the memory address which is the sum of an immediate value and the sum of Ra and Rb scaled.

Formats Supported: RR,RI

Operation:

 $Rt = Memory_{64}[d + Ra + Rb*Sc]$

Execution Units: Mem

LDT – Load Tetra (32 bits)

Description:

Data is loaded from the memory address which is the sum of Ra and an immediate value or the sum of Ra and Rb scaled. The value loaded is sign extended from bit 31 to the machine width.

Formats Supported: RR,RI

Operation:

 $Rt = Memory_{32}[d + Ra + Rb*Sc]$

Execution Units: Mem

Exceptions: none

LDTZ – Load Tetra, Zero Extend (32 bits)

Description:

Data is loaded from the memory address which is the sum of Ra and an immediate value or the sum of Ra and Rb scaled. The value loaded is zero extended from bit 8 to the machine width.

Formats Supported: RR,RI

Operation:

 $Rt = Memory_{32}[d + Ra + Rb*Sc]$

Execution Units: Mem

LDW – Load Wyde (16 bits)

Description:

Data is loaded from the memory address which is the sum of Ra and an immediate value or the sum of Ra and Rb scaled. The value loaded is sign extended from bit 15 to the machine width.

Formats Supported: LD

Operation:

 $Rt = Memory_{16}[d + Ra + Rb*Sc]$

Execution Units: Mem

Exceptions: none

LDWZ – Load Wyde, Zero Extend (16 bits)

Description:

Data is loaded from the memory address which is the sum of Ra and an immediate value or the sum of Ra and Rb scaled. The value loaded is zero extended from bit 16 to the machine width.

Formats Supported: LD

Operation:

 $Rt = Memory_{16}[d + Ra + Rb*Sc]$

Execution Units: Mem

STx - Store

Description:

Store values to memory. Either the contents of a scalar or vector register or a seven-bit immediate constant may be stored. Both scalar and vector store operations are possible.

Formats Supported:

Scalar Indexed Form (ST)

The effective address (EA) is calculated as the sum of Ra plus Rb multiplied by a scale and a constant.

63	50	4948	47 44	4341	40	39 32	31 24	23 16	15 8	7 0
	Const ₂₁₈	U_2	Sz_4	Sc_3	Z	Const _{7.0}	Rb_8	Ra ₈	Rs_8	$70h_8$

z: 1 = zero extend, 0 = sign extend

Sc_3	Multiplier
0	1
1	2
2	4
3	8
4	16

Operation:

Memory[d+Ra+Rb*Sc] = Rs

Vector forms

Stridden Form (STS)

63	50	4948	47 44	4341	40	39 32	31 24	23 16	15 8	7 0
Const ₂₁₈		U_2	Sz_4	m_3	Z	Const _{7.0}	Rb_8	Ra ₈	Rs_8	71h ₈

Data is stored to memory addresses separated by the stride amount specified by register field Rb, beginning with the sum of Ra and an immediate value. If the vector mask bit is clear and the 'z' bit is set in the instruction then memory for the corresponding element of the vector register is stored with zero. If the vector mask bit is clear and the 'z' bit is clear in the instruction then memory corresponding to the element of the vector register is left unchanged (no value is stored to memory).

Elements are loaded only up to the length specified in the vector length register.

Vm[x]	Z	Result
0	0	Memory = Memory (unchanged)
0	1	Memory = 0 (set to zero)

1	0	memory = Vt[x]
1	1	memory = Vt[x]

U_2	Unit
0	integer
1	floating-point
2	decimal-float
3	posit

Sz_4	Operation Size
0	byte
1	wyde
2	tetra
3	octa
4	hexi

Operation:

```
\label{eq:continuous_sector} \begin{split} &for \ x=0 \ to \ vector \ length \\ & if \ (Vm[x]) \\ & Memory[d+Ra+Rb*x] = Vt[x] \\ & else \\ & Memory[d+Ra+Rb*x] = z \ ? \ 0 : Memory[d+Ra+Rb*x] \end{split}
```

Indexed Form

Data is stored to memory addresses beginning with the sum of Ra and a vector element from Vb.

63	48	47 44	4341	40	39	32	31	24	23	16	15	8	7	0
Const ₂ :	38	Sz_4	m_3	Z	Con	st _{7.0}	V	b_8	R	a_8	R	t_8	62	$2h_8$

Operation:

```
\begin{split} n &= 0 \\ for \ x &= 0 \ to \ vector \ length \\ & if \ (Vm[x]) \\ & Memory[d + Ra + Vb[x]] = Vt[x] \\ & else \\ & Memory = z \ ? \ 0 : Memory \end{split}
```

STB – Store Byte (8 bits)

Description:

This instruction stores a byte (8 bit) value to memory. The memory address is calculated as the sum of an immediate constant and the sum of Ra and Rb scaled.

Instruction Format: ST

Operation:

$$Memory_8[d+Ra+Rb*Sc] = Rs$$

STBZ – Store Byte and Zero (8 bits)

Description:

This instruction stores a byte (8 bit) value to memory. The memory address is calculated as the sum of an immediate constant and the sum of Ra and Rb scaled. After the byte is stored to memory the register is zeroed out.

Instruction Format: ST

Operation:

$$Memory_8[d+Ra+Rb*Sc] = Rs$$
$$Rs = 0$$

STT – Store Tetra (32 bits)

Description:

This instruction stores a tetra-byte (32 bit) value to memory. The memory address is calculated as the sum of an immediate constant and the sum of Ra and Rb scaled.

Instruction Format: ST

Operation:

 $Memory_{32}[d + Ra + Rb*Sc] = Rs$

STTZ – Store Tetra and Zero (32 bits)

Description:

This instruction stores a tetra-byte (32 bit) value to memory. The memory address is calculated as the sum of an immediate constant and the sum of Ra and Rb scaled. After the tetra is stored to memory the register is zeroed out.

Instruction Format: ST

Operation:

 $Memory_{32}[d + Ra + Rb*Sc] = Rs$

Rs = 0

STW – Store Wyde (16 bits)

Description:

This instruction stores a byte (16 bit) value to memory. The memory address is calculated as the sum of an immediate constant and the sum of Ra and Rb scaled.

Instruction Format: ST

Operation:

 $Memory_{16}[d + Ra + Rb*Sc] = Rs$

STWZ – Store Wyde and Zero (16 bits)

Description:

This instruction stores a byte (16 bit) value to memory. The memory address is calculated as the sum of an immediate constant and the sum of Ra and Rb scaled. After the wyde is stored to memory the register is zeroed out.

Instruction Format: ST

Operation:

$$Memory_{16}[d+Ra+Rb*Sc]=Rs$$

$$Rs = 0$$

Flow Control (Branch Unit) Operations

BEQ – Branch if Equal

Description:

This instruction branches to the target address if the contents of Ra and Rb are equal, otherwise program execution continues with the next instruction. The target address is formed as the sum of Rc and a displacement. If Rc is r63 then the program counter value is used.

Formats Supported: BR

63 50	4948	47 44	4341	40	39 32	31 24	23 16	15 8	7 0
Displacement ₁₆₃	U_2	Sz_4	m_3	Z	Rc_8	Rb_8	Ra ₈	0_8	$4Eh_8$

Operation:

If
$$(Ra = Rb)$$

 $PC = Rc + Displacement$

Execution Units: Branch

Exceptions: none

Notes:

For a floating-point comparison positive and negative zero are considered equal.

BGE – Branch if Greater Than or Equal

Description:

This instruction branches to the target address if the contents of Ra is greater than or equal to Rb, otherwise program execution continues with the next instruction. The values in Ra and Rb are treated as signed values. The target address is formed as the sum of Rc and a displacement. If Rc is x63 then the program counter value is used.

Formats Supported: BR

_ 63 50	4948	47 44	4341	40	39 32	31 24	23 16	15 8	7 0
Displacement ₁₆₃	U_2	Sz_4	m_3	Z	Rc_8	Rb_8	Ra ₈	0_8	49h ₈

Operation:

If
$$(Ra \ge Rb)$$

 $PC = Rc + Displacement$

Execution Units: Branch

BGEU – Branch if Greater Than or Equal Unsigned

Description:

This instruction branches to the target address if the contents of Ra is greater than or equal to Rb, otherwise program execution continues with the next instruction. The values in Ra and Rb are treated as unsigned values. The target address is formed as the sum of Rc and a displacement. If Rc is r63 then the program counter value is used.

Formats Supported: BR

_ 63	50	4948	47 44	4341	40	39 32	31 24	23 16	15 8	7 0
Displacement ₁₀	63	U_2	Sz_4	m_3	Z	Rc_8	Rb_8	Ra ₈	0_8	$4Bh_8$

Operation:

If
$$(Ra >= Rb)$$

 $PC = Rc + Displacement$

Execution Units: Branch

Exceptions: none

BGT – Branch if Greater Than

Description:

This instruction is an alternate mnemonic for the <u>BLT</u> instruction where the register operands have been swapped.

This instruction branches to the target address if the contents of Ra is less than Rb, otherwise program execution continues with the next instruction. The values in Ra and Rb are treated as signed values. The target address is formed as the sum of Rc and a displacement. If Rc is x63 then the program counter value is used.

Formats Supported: BR

63 5) 494	8 47 44	4341	40	39 32	31 24	23 16	15 8	7 0
Displacement ₁₆₃	U	Sz_4	m_3	Z	Rc_8	Rb_8	Ra ₈	0_8	$48h_8$

Operation:

If
$$(Ra < Rb)$$

 $PC = Rc + Displacement$

Execution Units: Branch

BGTU – Branch if Greater Than Unsigned

Description:

This instruction is an alternate mnemonic for the <u>BLTU</u> instruction where the register operands have been swapped.

This instruction branches to the target address if the contents of Ra is less than Rb, otherwise program execution continues with the next instruction. The values in Ra and Rb are treated as unsigned values. The target address is formed as the sum of Rc and a displacement. If Rc is x63 then the program counter value is used.

Formats Supported: BR

63 50	4948	47 44	4341	40	39 32	31 24	23 16	15 8	7 0
Displacement ₁₆₃	U_2	Sz_4	m_3	Z	Rc_8	Rb_8	Ra ₈	0_8	$4Ah_8$

Operation:

If
$$(Ra < Rb)$$

 $PC = Rc + Displacement$

Execution Units: Branch

BNE – Branch if Not Equal

Description:

This instruction branches to the target address if the contents of Ra and Rb are not equal, otherwise program execution continues with the next instruction. The target address is formed as the sum of Rc and a displacement. If Rc is x63 then the program counter value is used.

Formats Supported: BR

63 50	4948	47 44	4341	40	39 32	31 24	23 16	15 8	7 0
Displacement ₁₆₃	U_2	Sz_4	m_3	Z	Rc_8	Rb_8	Ra ₈	0_8	4Fh ₈

Operation:

If
$$(Ra \Leftrightarrow Rb)$$

 $PC = Rc + Displacement$

Execution Units: Branch

BLE – Branch if Less Than or Equal

Description:

This is an alternate mnemonic for the BGE instruction, where the register operands have been swapped.

This instruction branches to the target address if the contents of Ra is greater than or equal to Rb, otherwise program execution continues with the next instruction. The values in Ra and Rb are treated as signed values. The target address is formed as the sum of Rc and a displacement. If Rc is x63 then the program counter value is used.

Formats Supported: BR

Operation:

```
If (Ra \ge Rb)

PC = Rc + Displacement
```

Execution Units: Branch

Exceptions: none

BLEU – Branch if Less Than or Equal Unsigned

Description:

This is an alternate mnemonic for the BGEU instruction, where the register operands have been swapped.

This instruction branches to the target address if the contents of Ra is greater than or equal to Rb, otherwise program execution continues with the next instruction. The values in Ra and Rb are treated as unsigned values. The target address is formed as the sum of Rc and a displacement. If Rc is x63 then the program counter value is used.

Formats Supported: BR

Operation:

```
If (Ra \ge Rb)

PC = Rc + Displacement
```

Execution Units: Branch

BLT - Branch if Less Than

Description:

This instruction branches to the target address if the contents of Ra is less than Rb, otherwise program execution continues with the next instruction. The values in Ra and Rb are treated as signed values. The target address is formed as the sum of Rc and a displacement. If Rc is x63 then the program counter value is used.

Formats Supported: BR

63 50	4948	47 44	4341	40	39 32	31 24	23 16	15 8	7 0
Displacement ₁₆₃	U_2	Sz_4	m_3	Z	Rc_8	Rb ₈	Ra ₈	0_8	48h ₈

Operation:

If
$$(Ra < Rb)$$

 $PC = Rc + Displacement$

Execution Units: Branch

Exceptions: none

BLTU – Branch if Less Than Unsigned

Description:

This instruction branches to the target address if the contents of Ra is less than Rb, otherwise program execution continues with the next instruction. The values in Ra and Rb are treated as unsigned values. The target address is formed as the sum of Rc and a displacement. If Rc is x63 then the program counter value is used.

Formats Supported: BR

63	50	4948	47 44	4341	40	39	32	31	24	23	16	15	8	7	0
Displacement ₁₆	3	U_2	Sz_4	m_3	Z	Rc	8	Rl	3 ₈	R	a_8	0,	8	4A	h_8

Operation:

If
$$(Ra < Rb)$$

 $PC = Rc + Displacement$

Execution Units: Branch

BRA – Unconditional Branch

Description:

This instruction is an alternate mnemonic for the **BEQ** instruction.

Formats Supported: BR

_ 63 5) 494	8 47 44	4341	40	39 32	31 24	23 16	15 8	7 0
Displacement ₁₆₃	U	Sz_4	m_3	Z	Rc_8	0_8	0_8	0_8	4Eh ₈

Flags Affected: none

Operation:

PC = PC + Displacement

Execution Units: Branch

Exceptions: none

Notes:

CHK - Check Register Against Bounds

Description:

A register is compared to two values. If the register is outside of the bounds then an exception will occur.

Immediate Instruction Format

63 32	3130	2928	27 24	23 16	15 8	7 0
Constant ₃₂	Cn_2	U_2	Sz_4	Ra ₈	Rs ₈	22h ₈

Cn ₂	Interpretation
0	Rs <= Ra <= Constant
1	Rs < Ra <= Constant
2	Rs <= Ra < Constant
3	Rs < Ra < Constant

Instruction Format: S3

63 61	60 58	57	50	4948	47 44	4341	40	39 32	31 24	23 16	15 8	7 0	
Cn_2	Rm_3	Func	28	U_2	Sz_4	m_3	Z	Rc_8	Rb_8	Ra ₈	~8	$03h_8$	

Supported Formats: .b .w, .t, .o

Clock Cycles: 1

Execution Units: Integer ALU, Float, Decimal Float, Posit

Exceptions: bounds check

Notes:

The system exception handler will typically transfer processing back to a local exception handler.

JAL – Jump and Link

Description:

This instruction may be used to both call a subroutine and return from it. The address of the instruction after the JAL is stored in the specified return address register (Rt) then a jump to the address specified in the instruction plus an index register value is made. The address range is 44 bits or 16TB. The resulting calculated address is always hexi-byte (16 byte) aligned.

The return address register is assumed to be x1 if not otherwise specified. The JAL instruction does not require space in branch predictor tables.

If x63 is specified for Ra then the current program counter value is used.

Note the branch instructions may also be used to return from a subroutine.

Formats Supported: JAL

_ 63	24	23	16	15	8	7	0
Constant ₄₃₄		R	a_8	R	t_8	4($0h_8$

Flags Affected: none

Operation:

```
Rt = PC + 8
If Ra=63
PC = PC + displacement
Else
PC = Ra + Displacement
```

Execution Units: Branch

Exceptions: none

Notes:

JMP – Jump

Description:

This instruction is an alternate mnemonic for the <u>JAL</u> instruction. It may be used to jump directly to a specific address. The address range is 44 bits or 16TB. The resulting calculated address is always hexi-byte (16 byte) aligned.

The return address register is assumed to be x0 (discarding the return address). The JMP instruction does not require space in branch predictor tables.

If r63 is specified for Ra then the current program counter value is used.

Formats Supported: JAL

_ 63	24	23	16	15	8	7	0
Constant ₄₃₄		Ra	a_8	00) ₈		h_8

Flags Affected: none

Operation:

If Ra=63 PC = PC + displacement Else PC = Ra + Displacement

Execution Units: Branch

Exceptions: none

Notes:

PFI - Poll for Interrupt

Description:

The poll for interrupt instruction polls the interrupt status lines and performs an interrupt service if an interrupt is present. Otherwise, the PFI instruction is treated as a NOP operation. Polling for interrupts is performed by managed code. PFI provides a means to process interrupts at specific points in running software.

Instruction Format: OSR2

Clock Cycles:

Execution Units: Branch

RET – Return from Subroutine

Description:

This instruction is an alternate mnemonic for the \underline{JAL} instruction. Register Ra is assumed to be x1 and register Rt is assumed to be x0. The constant is assumed to be zero.

Formats Supported: JAL

_ 63	24	23	16	15	8	7	0
Constant _{43.4}		0.3	18	00) ₈	40)h ₈

Flags Affected: none

Operation:

Execution Units: Branch

Exceptions: an unimplemented instruction exception may occur if a vector register is specified.

Notes:

Return address prediction hardware may make use of the RET instruction.

REX – Redirect Exception

Description:

This instruction redirects an exception from an operating mode to a lower operating mode. This instruction if successful jumps to the target exception handler and does not return. If this instruction fails execution will continue with the next instruction.

This instruction may fail if exceptions are not enabled at the target level.

The location of the target exception handler is found in the trap vector register for that operating mode (tvec[xx]).

The cause (cause) and bad address (badaddr) registers of the originating mode are copied to the corresponding registers in the target mode.

Instruction Format: REX

63 61	60 58	57	50	4948	47 44	4341	40	39	32	31	24	23	16	15	8	7	0
Tm_3	Rm_3	7A	h_8	U_2	Sz_4	m ₃	Z	R			Imm ₈		a_8	08		44h ₈	

Tm ₃	
0	redirect to user mode
1	redirect to supervisor mode
2	redirect to hypervisor mode
3	redirect to machine mode
4 to 7	not used

Clock Cycles: 4

Execution Units: Branch

Example:

REX 1 ; redirect to supervisor handler

; If the redirection failed, exceptions were likely disabled at the target level.

; Continue processing so the target level may complete its operation.

RTE	; redirection failed (exceptions disabled ?)

Notes:

Since all exceptions are initially handled in debug mode the debug handler must check for disabled lower mode exceptions.

SYNC - Synchronize

Description:

All instructions for a particular unit before the SYNC are completed and committed to the architectural state before instructions of the unit type after the SYNC are issued. This instruction is used to ensure that the machine state is valid before subsequent instructions are executed.

Floating Point Instructions

Vector Specific Instructions

Arithmetic / Logical

V2BITS

Synopsis

Convert Boolean vector to bits.

Description

The least significant bit of each vector element is copied to the corresponding bit in the target register. The target register is a scalar register.

Instruction Format

63 61	6058	57	50	4948	47 44	4341	40	39	32	31	24	23	16	15	8	7	0
~3	Rm_3	0Ch	8	U_2	~ ₄	m ₃	Z	~	8	21	hs	R	a_8	Rı	8.	03	h_8

Operation

For
$$x = 0$$
 to VL-1
if $(Vm[x])$

$$Rt[x] = Va[x].LSB$$
else if (z)

$$Rt[x] = 0$$

VACC - Accumulate

Synopsis

Register accumulation. Rt = Va + Rb

Description

A vector register (Va) and scalar register (Rb) are added together and placed in the target scalar register Rt. Rb and Rt may be the same register which results in an accumulation of the values in the register.

Instruction Format: V2

Operation

for
$$x = 0$$
 to VL - 1
if $(Vm[x]) Rt = Va[x] + Rb$

Example

ldi x1,#0 ; clear results

vfmul.sv1,v2,v3; multiply inputs (v2) times weights (v3)

vfacc.s x1,v1,x1 ; accumulate results

fadd.s x1,x1,x2 ; add bias (r2 = bias amount)

fsigmoid.s x1,x1 ; compute sigmoid

VBITS2V

Synopsis

Convert bits to Boolean vector.

Description

Bits from a general register are copied to the corresponding vector target register.

Operation

For
$$x = 0$$
 to VL-1

if
$$(Vm[x]) Vt[x] = Ra[x]$$

VCIDX - Compress Index

Synopsis

Vector compression.

Description

A value in a register Ra is multiplied by the element number and copied to elements of vector register Vt guided by a vector mask register.

Operation

$$y = 0$$

for $x = 0$ to $VL - 1$
if $(Vm[x])$

$$Vt[y] = Ra * x$$

$$y = y + 1$$

VCMPRSS – Compress Vector

Synopsis

Vector compression.

Description

Selected elements from vector register Va are copied to elements of vector register Vt guided by a vector mask register.

Operation

$$y = 0$$
 for $x = 0$ to $VL - 1$ if $(Vm[x])$
$$Vt[y] = Va[x]$$

$$y = y + 1$$

VEINS/VMOVSV – Vector Element Insert

Synopsis

Vector element insert.

Description

A general-purpose register Rb is transferred into one element of a vector register Vt. The element to insert is identified by Ra.

Operation

Vt[Ra] = Rb

VEX / VMOVS – Vector Element Extract

Synopsis

Vector element extract.

Description

A vector register element from Vb is transferred into a general-purpose register Rt. The element to extract is identified by Ra.

Operation

Rt = Vb[Ra]

VSCAN

Synopsis

.

Description

Elements of Vt are set to the cumulative sum of a value in register Ra. The summation is guided by a vector mask register.

Operation

```
sum = 0
for x = 0 to VL - 1
Vt[x] = sum
if (Vm[x])
sum = sum + Ra
```

VSHLV – Shift Vector Left

Synopsis

Vector shift left.

Description

Elements of the vector are transferred upwards to the next element position. The first is loaded with the value zero. This is also called a slide operation.

Operation

For
$$x = VL-1$$
 to Amt
$$Vt[x] = Va[x-amt]$$
 For $x = Amt-1$ to 0
$$Vt[x] = 0$$

VSHRV – Shift Vector Right

Synopsis

Vector shift right.

Description

Elements of the vector are transferred downwards to the next element position. The last is loaded with the value zero. This is also called a slide operation.

Operation

For
$$x = 0$$
 to VL-Amt
$$Vt[x] = Va[x+amt]$$
 For $x = VL-Amt+1$ to VL-1
$$Vt[x] = 0$$

Memory Operations

CVLDx - Compressed Vector Load

Description:

Formats Supported:

Stridden Form

63 50	4948	47 44	4341	40	39 32	31 24	23 16	15 8	7 0
Const ₂₁₈	U_2	Sz_4	m_3	Z	Const _{7.0}	Rb_8	Ra ₈	Rt ₈	65h ₈

Data is loaded from memory locations beginning at the sum of Ra and a constant and separated by the stride amount in the stride register Rb. Rb may also be a constant in the range -62 to 63. If Rb = -63 then the Sz_4 field is used to determine the stride.

Operation:

```
y = 0
for x = 0 to vector length
        if Rb is a constant
                if Rb = -63
                        stride = Sz4
                else
                        stride = Rb
        else
                stride = [Rb]
        n = stride * y
        if (Vm[x])
                Vt[y] = Memory[d+Ra + n]
                y = y + 1
for y = y to vector length
        Vt[y] = z ? 0 : Vt[y]
n = 0
```

If the vector mask bit is clear and the 'z' bit is set in the instruction then the corresponding element of the vector register is loaded with zero. If the vector mask bit is clear and the 'z' bit is clear in the instruction then the corresponding element of the vector register is left unchanged (no value is loaded from memory).

Elements are loaded only up to the length specified in the vector length register.

Vm[x]	Z	Result

0	0	Vt[x] = Vt[x] (unchanged)
0	1	Vt[x] = 0 (set to zero)
1	0	Vt[x] = memory, sign extended
1	1	Vt[x] = memory, zero extended

Operation:

```
\begin{split} n &= 0 \\ y &= 0 \\ \text{for } x &= 0 \text{ to vector length} \\ &\quad \text{if } (Vm[x]) \\ &\quad Vt[y] = Memory[d + Ra + n] \\ &\quad n = n + \text{sizeof precision} \\ &\quad y = y + 1 \\ \text{for } y &= y \text{ to vector length} \\ &\quad Vt[y] &= z ? 0 : Vt[y] \end{split}
```

Indexed Form

6	3	50	4948	47 44	4341	40	39	32	31 2	24	23	16	15	8	7	0
	$Const_{218}$		U_2	Sz_4	m_3	Z	Con	1st _{7.0}	Rb	8	Ra	a_8	R	t_8	66h	1_8

Data is loaded from memory addresses beginning with the sum of Ra and a vector element from Vb.

Operation:

$$\begin{split} y &= 0 \\ \text{for } x &= 0 \text{ to vector length} \\ &\quad \text{if } (Vm[x]) \\ &\quad Vt[y] = Memory[d + Ra + Vb[x]] \\ &\quad y = y + 1 \\ \text{for } y &= y \text{ to vector length} \\ &\quad Vt[y] = z ? 0 : Vt[y] \end{split}$$

CVSTx – Compressed Vector Store

Description:

Formats Supported:

Register Indirect with Displacement

Data is stored to consecutive memory addresses beginning with the sum of Ra and an immediate

Elements are stored only up to the length specified in the vector length register.

47	42	4140	39 36	35 33	32	31	20	19 14	13 8	7	6 0	
Con	ıst ₆	U_2	Sz_4	m_3	Z	Constant ₁₂		Ra_6	Vs_6	1	74h ₇	

Vm[x]	Z	Result
1	0	memory = Vs[x]
1	1	memory = Vs[x], Vs[x] = 0

Operation:

```
\begin{split} n &= 0 \\ \text{for } x &= 0 \text{ to vector length} \\ &\quad \text{if } (Vm[x]) \\ &\quad Memory[d + Ra + n] = Vs[x] \\ &\quad \text{if } (z) \ Vs[x] = 0 \\ &\quad n = n + size of \ precision \end{split}
```

Stridden Form

The stridden form works much the same as the register indirect form except that data is stored to memory locations separated by the stride amount in the stride register.

47	42	4140	39 36	35 33	32	31	26	25	20	19	14	13	8	7	6	0
Con	ıst ₆	U_2	Sz_4	m_3	Z	Co	nst ₆	R	1)6	R	a_6	V	S ₆	1	75	$5h_7$

Operation:

$$\begin{split} y &= 0 \\ \text{for } x &= 0 \text{ to vector length} \\ n &= Rb * y \\ \text{if } (Vm[x]) \\ \text{Memory}[d + Ra + n] &= Vs[x] \\ \text{if } (z) \ Vs[x] &= 0 \\ y &= y + 1 \end{split}$$

Indexed Form

Data is stored to memory addresses beginning with the sum of Ra and a vector element from Vb.

47	42	4140	39 36	35 33	32	31	26	25	20	19	14	13	8	7	6	0
Cor	nst ₆	U_2	Sz_4	m_3	Z	Co	nst ₆	V	b_6	R	a_6	V	S ₆	1	76	$5h_7$

Operation:

```
\begin{aligned} y &= 0 \\ \text{for } x &= 0 \text{ to vector length} \\ &\quad \text{if } (Vm[x]) \\ &\quad \text{Memory}[d + Ra + Vb[y]] = Vs[x] \\ &\quad \text{if } (z) \ Vs[x] = 0 \\ &\quad y = y + 1 \end{aligned}
```

Floating Point Instructions

Root Opcode Map

	000	001	010	011	100	101	110	111
				ALU				
00000				{R3}	ADD	SUBF	MUL	
00001	AND	OR	EOR	SRAP	SRLP	{SET}	MULU	CSR
00010	DIV	DIVU	DIVSU		EXTU	MULF	MULSU	PERM
00011	REM	REMU	BYTNDX	WYDNDX	EXT	DEP	DEPI	FFO
00100	REMSU	DIVR	СНК	U21NDX	SAND	SOR	SEQ	SNE
00101	SLT	SGT	SLTU	SGTU				
00110	MADD	MSUB	NMADD	NMSUB				FDP
00111	ADDSI	ANDSI	ORSI	XORSI	APCSI			
			•	Branch Unit			•	
01000	JAL				{OS}			
01001	BLT	BGE	BLTU	BGEU	BEQI		BEQ	BNE
01010								
01011								
01100								
01101								
04440	DITCII	PUSHC	LINK	UNLINK				
01110	PUSH			UNLINK				
01110	BRK	NOP	{OSR2}		DBG	ATNI	EXEC	
	BRK	NOP	{OSR2}	Memory Unit				
		NOP LDBU	{OSR2}	Memory Unit	DBG LDT	ATNI LDTU	LDO	LDOR
01111	LDB LDO	NOP LDBU LEA	LDW POP	Memory Unit LDWU PLDO		LDTU		
10000 10001 10010	LDB LDO LDO	NOP LDBU LEA LEA*	LDW POP FLDO*	Memory Unit LDWU PLDO PLDO*	LDT PLDT*	LDTU PLDW*	LDO FLDO	LDM
01111 10000 10001	LDB LDO LDO LDB*	NOP LDBU LEA LEA* LDBU*	LDW POP FLDO* LDW*	Memory Unit LDWU PLDO PLDO* LDWU*	LDT PLDT* LDT*	LDTU PLDW* LDTU*	LDO FLDO LDO*	LDM LDOR*
10000 10001 10010 10011 10100	LDB LDO LDO LDB*	NOP LDBU LEA LEA*	LDW POP FLDO*	Memory Unit LDWU PLDO PLDO* LDWU* STO	LDT PLDT* LDT* STOC	LDTU PLDW*	LDO FLDO	LDM
10000 10001 10010 10011 10100 10101	LDB LDO LDO LDB* STB STO lk	NOP LDBU LEA LEA* LDBU*	LDW POP FLDO* LDW* STT	Memory Unit LDWU PLDO PLDO* LDWU* STO FSTO	LDT* PLDT* LDT* STOC PSTO	LDTU PLDW* LDTU* STPTR	LDO FLDO LDO*	LDM LDOR* STOI
10000 10001 10010 10011 10100 10101 10110	LDB LDO LDO LDB* STB STO lk	NOP LDBU LEA LEA* LDBU* STW	LDW POP FLDO* LDW* STT FSTO*	Memory Unit LDWU PLDO PLDO* LDWU* STO FSTO PSTO*	LDT PLDT* LDT* STOC PSTO PSTT*	LDTU PLDW* LDTU* STPTR PSTW*	LDO FLDO LDO* STO lk	LDM LDOR* STOI
10000 10001 10010 10011 10100 10101 10110 10111	LDB LDO LDO LDB* STB STO lk	NOP LDBU LEA LEA* LDBU*	LDW POP FLDO* LDW* STT	Memory Unit LDWU PLDO PLDO* LDWU* STO FSTO	LDT* PLDT* LDT* STOC PSTO	LDTU PLDW* LDTU* STPTR	LDO FLDO LDO*	LDM LDOR* STOI
01111 10000 10001 10010 10011 10100 10101 10110 10111 11000	LDB LDO LDO LDB* STB STO lk	NOP LDBU LEA LEA* LDBU* STW	LDW POP FLDO* LDW* STT FSTO*	Memory Unit LDWU PLDO PLDO* LDWU* STO FSTO PSTO*	LDT PLDT* LDT* STOC PSTO PSTT*	LDTU PLDW* LDTU* STPTR PSTW*	LDO FLDO LDO* STO lk	LDM LDOR* STOI
10000 10001 10010 10011 10100 10101 10110 10111 11000 11001	LDB LDO LDO LDB* STB STO lk	NOP LDBU LEA LEA* LDBU* STW	LDW POP FLDO* LDW* STT FSTO*	Memory Unit LDWU PLDO PLDO* LDWU* STO FSTO PSTO*	LDT PLDT* LDT* STOC PSTO PSTT*	LDTU PLDW* LDTU* STPTR PSTW*	LDO FLDO LDO* STO lk	LDM LDOR* STOI
10000 10001 10010 10011 10100 10101 10110 10111 11000 11001 11010	LDB LDO LDO LDB* STB STO lk	NOP LDBU LEA LEA* LDBU* STW	LDW POP FLDO* LDW* STT FSTO*	Memory Unit LDWU PLDO PLDO* LDWU* STO FSTO PSTO*	LDT PLDT* LDT* STOC PSTO PSTT*	LDTU PLDW* LDTU* STPTR PSTW*	LDO FLDO LDO* STO lk	LDM LDOR* STOI
10000 10001 10010 10011 10100 10101 10110 10111 11000 11001	LDB LDO LDO LDB* STB STO lk	NOP LDBU LEA LEA* LDBU* STW	LDW POP FLDO* LDW* STT FSTO* STT*	Memory Unit LDWU PLDO PLDO* LDWU* STO FSTO PSTO* STO*	LDT PLDT* LDT* STOC PSTO PSTT* STOC*	LDTU PLDW* LDTU* STPTR PSTW*	LDO FLDO LDO* STO lk	LDM LDOR* STOI
01111 10000 10001 10010 10011 10100 10101 10111 11000 11001 11011	LDB LDO LDO LDB* STB STO lk	NOP LDBU LEA LEA* LDBU* STW	LDW POP FLDO* LDW* STT FSTO* STT*	Memory Unit LDWU PLDO PLDO* LDWU* STO FSTO PSTO*	LDT PLDT* LDT* STOC PSTO PSTT* STOC*	LDTU PLDW* LDTU* STPTR PSTW*	LDO FLDO LDO* STO lk	LDM LDOR* STOI
01111 10000 10001 10010 10011 10100 10101 10111 11000 11001 11010 111010	LDB LDO LDO LDB* STB STO lk	NOP LDBU LEA LEA* LDBU* STW	LDW POP FLDO* LDW* STT FSTO* STT*	Memory Unit LDWU PLDO PLDO* LDWU* STO FSTO PSTO* STO*	LDT PLDT* LDT* STOC PSTO PSTT* STOC*	LDTU PLDW* LDTU* STPTR PSTW*	LDO FLDO LDO* STO lk	LDM LDOR* STOI
01111 10000 10001 10010 10011 10100 10101 10111 11000 11011 11010 11101	LDB LDO LDO LDB* STB STO lk	NOP LDBU LEA LEA* LDBU* STW	LDW POP FLDO* LDW* STT FSTO* STT*	Memory Unit LDWU PLDO PLDO* LDWU* STO FSTO PSTO* STO*	LDT PLDT* LDT* STOC PSTO PSTT* STOC*	LDTU PLDW* LDTU* STPTR PSTW*	LDO FLDO LDO* STO lk	LDM LDOR* STOI
01111 10000 10001 10010 10011 10100 10101 10111 11000 11001 11010 111010	LDB LDO LDO LDB* STB STO lk	NOP LDBU LEA LEA* LDBU* STW	LDW POP FLDO* LDW* STT FSTO* STT*	Memory Unit LDWU PLDO PLDO* LDWU* STO FSTO PSTO* STO*	LDT PLDT* LDT* STOC PSTO PSTT* STOC*	LDTU PLDW* LDTU* STPTR PSTW*	LDO FLDO LDO* STO lk	LDM LDOR* STOI

{SR3} Triadic Register Ops

	000	001	010	011	100	101	110	111
000	AND	OR	EOR		ADD	SUB		
001	NAND	NOR	ENOR		{R2}		MULU	MULH
010							MULSU	PERM
011	PTR	RDIF			MULF	MULSUH	MULUH	
100								
101								
110								
111								

{SR2} Dyadic Register Ops

	000	001	010	011	100	101	110	111
000	AND	OR	EOR	BMM	ADD	SUB	MUL	
001	NAND	NOR	ENOR	U21NDX	{R1}	MOV	MULU	MULH
010	DIV	DIVU	DIVSU	REM	REMU	REMSU	MULSU	PERM
011	PTR	DIF	BYTNDX	WYDNDX	MULF	MULSUH	MULUH	RGF
100								
101								
110								
111								

{SR1} Monadic Register Ops

	000	001	010	011	100	101	110	111
00	CNTLZ	CNTLO	CNTPOP	COM	NOT	NEG		
01				TST				
10	PTRINC							
11								