ANY-1 Instruction Set

© 2021 Robert Finch

Table of Contents

Instruction Formats	5
Example Instruction	6
Instructions	7
Arithmetic / Logical	7
ABS – Absolute Value	7
ADD - Addition	8
ADDIS – Add Immediate Shifted	9
AND – Bitwise And	10
ANDIS – Bitwise And Immediate Shifted	11
AISIP – Add Immediate Shifted to IP	12
BMM – Bit Matrix Multiply	13
BYTNDX – Byte Index	15
CNTLZ – Count Leading Zeros	16
CNTPOP – Count Population	17
CSRx - Control and Status Access	82
DEP – Deposit	18
DIV – Division	19
DIVR – Division	21
DIVU – Division Unsigned	21
EXT –Extract Bitfield	22
EXTU –Extract Bitfield Unsigned	23
FDP – Fused Dot Product	23
FFO –Find First One	24
MAX – Maximum Value	25
MIN – Minimum Value	25
MUL – Signed Multiply	26
MULF – Fast Unsigned Multiply	27
MUX – Multiplex	28
NEG - Negate	30

	NOT – Logical Not	31
	OR – Bitwise Or	32
	ORIS – Bitwise Or Immediate Shifted	33
	PERM – Permute Bytes	33
	SEQ – Set if Equal	34
	SGE – Set if Greater Than or Equal.	36
	SGEU – Set if Greater Than or Equal Unsigned.	37
	SGT – Set if Greater Than	38
	SGTU – Set if Greater Than Unsigned	39
	SIGN – Sign	39
	SLL –Shift Left Logical Pair	40
	SLT – Set if Less Than	40
	SLE – Set if Less Than or Equal	41
	SLEU – Set if Less Than or Equal	41
	SLTU – Set if Less Than Unsigned	41
	SNE – Set if Not Equal	41
	SRA –Shift Right Arithmetic Pair	43
	SRL –Shift Right Logical Pair	44
	SUB - Subtract	45
	SUBF – Subtract From	46
	U21NDX – UTF21 Index	47
	WYDNDX – Wyde Index	48
	XOR – Bitwise Exclusive Or	49
	ZXB –Zero Extend Byte	50
	ZXW –Zero Extend Wyde	50
	ZXT –Zero Extend Tetra	51
N	1emory Operations	52
	LDx - Load	52
	LDB – Load Byte (8 bits)	54
	LDBZ – Load Byte, Zero Extend (8 bits)	54
	LDO – Load Octa (64 bits)	55
	LDT – Load Tetra (32 bits)	56
	LDTZ – Load Tetra, Zero Extend (32 bits)	56

LDW – Load Wyde (16 bits)	57
LDWZ - Load Wyde, Zero Extend (16 bits)	57
LEA – Load Effective Address	58
LSM – Load or Store Multiple	60
STx – Store	61
STB – Store Byte (8 bits)	63
STBZ – Store Byte and Zero (8 bits)	63
STO – Store Octa (64 bits)	64
STOZ – Store Octa and Zero (64 bits)	64
STT – Store Tetra (32 bits)	66
STTZ – Store Tetra and Zero (32 bits)	66
STW – Store Wyde (16 bits)	66
STWZ – Store Wyde and Zero (16 bits)	66
Flow Control (Branch Unit) Operations	68
BEQ – Branch if Equal	68
BGE – Branch if Greater Than or Equal	69
BGEU – Branch if Greater Than or Equal Unsigned	70
BGT – Branch if Greater Than	70
BGTU – Branch if Greater Than Unsigned	72
BNE – Branch if Not Equal	73
BLE – Branch if Less Than or Equal	74
BLEU – Branch if Less Than or Equal Unsigned	74
BLT – Branch if Less Than	75
BLTU – Branch if Less Than Unsigned	75
BRA – Unconditional Branch	77
BRK – Break	82
CHK – Check Register Against Bounds	78
JAL – Jump and Link	79
JMP – Jump	80
PFI – Poll for Interrupt	80
RET – Return from Subroutine	81
REX – Redirect Exception	85
SYNC -Synchronize	85

Floating Point Instructions	82
Vector Specific Instructions	91
Arithmetic / Logical	91
V2BITS	91
VACC - Accumulate	92
VBITS2V	93
VCIDX – Compress Index	94
VCMPRSS – Compress Vector	95
VEINS / VMOVSV – Vector Element Insert	96
VEX / VMOVS – Vector Element Extract	97
VSCAN	98
VSHLV – Shift Vector Left	99
VSHRV – Shift Vector Right	100
Memory Operations	101
CVLDx - Compressed Vector Load	101
CVSTx - Compressed Vector Store	103
Root Opcode Map	105
{SR3} Triadic Register Ops	106
{SR2} Dyadic Register Ops	106
{SR1} Monadic Register Ops	106

Instruction Formats

Immediate Format:

	59		$\begin{array}{cccccccccccccccccccccccccccccccccccc$				15 8 Rt ₈	$\begin{smallmatrix}7&&&0\\09h_8\end{smallmatrix}$			
Register Format:											
SR1 (one source register)											
59 ~ SR2 (two	5856 Rm ₃ Source	55 48 0Ch ₈ e register)	47 44 Sz 4	4341 m ₃	40 Z	39 32 0Ch ₈	31 24 Func		${Rt_8}^{15}$	$\begin{smallmatrix}7&&&0\\03h_8\end{smallmatrix}$	
59 ~ SR3 (thr	58 56 Rm ₃ ee sourc	55 48 OCh ₈ ce register)	47 44 Sz ₄	4341 m ₃	40 Z	39 32 Func ₈	31 24 Rb ₈	23 16 Ra ₈	15 8 Rt ₈	$\begin{smallmatrix}7&&&0\\03h_8\end{smallmatrix}$	
59 ~ SR4 (for	58 56 Rm ₃ or sourc	55 48 Func ₈ e register)	47 44 Sz 4	4341 m ₃	40 Z	39 32 Rc ₈	31 24 Rb ₈	23 16 Ra ₈	15 8 Rt ₈	$\begin{smallmatrix}7&&&0\\03h_8\end{smallmatrix}$	
59 ~	58 56 Rm ₃	55 48 Rd ₈	47 44 Sz ₄	4341 m ₃	40 Z	39 32 Rc ₈	31 24 Rb ₈	23 16 Ra ₈	15 8 Rt ₈	$\begin{smallmatrix}7&&&0\\03h_8\end{smallmatrix}$	

z: 1 = zero vector element if mask bit clear, 0 = vector element unchanged (ignored for scalar ops) m_3 : vector mask register (ignored for scalar operations).

Rm₃: rounding mode

If any of Rt, Ra, Rb, Rc are vector registers, then the instruction is a vector instruction.

Rn_8

0 to 63 scalar registers 64 to 127 vector registers

128 to 255 Rn is a seven-bit constant

U_2	Execution Unit	Qualifier	
0	Integer	.int	
1	Floating-point	.fp	
2	Decimal floating-point	.dfp	
3	Posit	.pos	
Sz_4	Size	Qualifier	Alt Qualifier
0	byte	.b	
1	wyde	.W	
2	tetra	.t	.s (single)
3	octa	.0	.d (double)
4	hexi	.h	.q (quad)
8	SIMD byte	.bp	

9	SIMD wyde	.wp	
10	SIMD tetra	.tp	.sp
11	SIMD octa	.op	.dp
12	SIMD hexi	.hp	.qp

Example Instruction

add.int.o x1,x2,x3,x0 ; scalar add of integers x2,x3

 $add.int.o\ v1,v2,v3,v0 \quad \ ;\ vector\ add\ of\ integers\ v2,v3$

add.int.o v1,v2,v0,x4 ; vector add scalar integers v2,x4

add.fp.o v1,v2,v3,v0 ; vector add float-point double v2,v3

Instructions

Arithmetic / Logical

ABS – Absolute Value

Description:

This instruction takes the absolute value of a register and places the result in a target register.

Instruction Format: SR1

Operation:

$$If Ra < 0$$

$$Rt = -Ra$$

$$else$$

$$Rt = Ra$$

Vector Operation

```
for x=0 to VL - 1 if\left(Vm[x]\right)\,Rt[x]=Ra[x]<0\,\,?\,-Ra[x]:Ra[x]
```

Execution Units: I, F, D, P

Exceptions: none

Notes:

For sign-magnitude formats this instruction simply clears the MSB of the number. No rounding occurs.

ADD - Addition

Description:

Add two values. The first operand must be in a register. The second operand may be in a register or may be an immediate value specified in the instruction.

Operation:

$$Rt = Ra + Imm$$

or

$$Rt = Ra + Rb + Rc$$

Vector Operation

for
$$x=0$$
 to VL - 1
$$if \ (Vm[x]) \ Vt[x] = Va[x] + Vb[x] + Vc[x]$$
 else $if \ (z) \ Vt[x] = 0$

Immediate Instruction Format

Register Instruction Format

ADDIS – Add Immediate Shifted

Description:

Perform an addition operation between operands. The immediate constant is shifted left by a multiple of 32 bits and sign extended to the left and zero extended to the right before use.

Immediate Instruction Format

Operation

$$Rt = Ra + (Immediate \ll (32 * Sh))$$

AND – Bitwise And

Description:

Perform a bitwise 'and' operation between operands. The first operand must be in a register. The second operand may be in a register of may be an immediate value specified in the instruction. A third source operand must be in a register. The immediate constant is one extended before use.

Immediate Instruction Format

Register Instruction Format

59 5856 55 48 47 44 4341 40 39 32 31 24 23 16 15 8 7 (
$$\sim$$
 Rm₃ 8₈ Sz₄ m₃ z Rc₈ Rb₈ Ra₈ Rt₈ 03h₈

Operation:

Rt = Ra & Imm

or

Rt = Ra & Rb & Rc

Vector Operation

for
$$x=0$$
 to VL - 1
$$if \ (Vm[x]) \ Vt[x] = Va[x] \ \& \ Vb[x] \ \& \ Vc[x]$$
 else if (z) $Vt[x] = 0$

ANDIS – Bitwise And Immediate Shifted

Description:

Perform a bitwise and operation between operands. The immediate constant is shifted left a multiple of 32 bits and one extended to the left and right before use.

Immediate Instruction Format

Operation

$$Rt = Ra \& ((Immediate << (32*Sh2)) | 0xFFFFFFFF)$$

AISIP - Add Immediate Shifted to IP

Description:

This instruction forms the sum of the instruction pointer and an immediate value shifted left a multiple of 32 times. The result is then placed in the target register. The low order 32 bits of the target register are zeroed out.

Instruction Format

63		32	3128	2724	23 16	15 8	7 0
	Constant ₃₂		F_4	Sh_4	63_{8}	Rt_8	Opcode ₈

BLEND – Blend Colors

Description:

This instruction blends two colors whose values are in Ra and Rb according to an alpha value in Rc. The resulting color is placed in register Rt. The alpha value is an eight-bit value assumed to be a binary fraction less than one. The color values in Ra and Rb are assumed to be RGB888 format colors. The result is a RGB888 format color. The high order eight bits of the result register are set to the high order eight bits of Ra. Note that a close approximation to 1.0 – alpha is used. Each component of the color is blended.

Instruction Format: R3

$$Rt.R = (Ra.R * alpha) + (Rb.R * \sim alpha)$$

$$Rt.G = (Ra.G * alpha) + (Rb.G * \sim alpha)$$

$$Rt.B = (Ra.B * alpha) + (Rb.B * \sim alpha)$$

Clock Cycles: 1

BMM – Bit Matrix Multiply

BMM Rt, Ra, Rb

Description:

The BMM instruction treats the bits of register Ra and register Rb as an 8x8 matrix and performs a bit matrix multiply of the two registers and stores the result in the target register. An alternate mnemonic for this instruction is MOR.

Instruction Format: S2

63 61	60 58	57	50	4948	47 44	4341	40	39	32	31	24	23	16	15	8	7	0
Fn_3	Rm_3	03	h_8	U_2	Sz_4	m_3	Z	~	8	Rb	8	R	a_8	R	t ₈	($03h_8$

Fn ₃	Function
0	MOR
1	MXOR
2	MORT (MOR transpose)
3	MXORT (MXOR transpose)
4 to 7	reserved

Operation:

```
for I = 0 to 7 for \ j = 0 \ to \ 7 \\ Rt.bit[i][j] = (Ra[i][0]\&Rb[0][j]) \ | \ (Ra[i][1]\&Rb[1][j]) \ | \ \dots \ | \ (Ra[i][15]\&Rb[15][j])
```

Clock Cycles: 1

Execution Units: Integer ALU

Exceptions: none

Notes:

The bits are numbered with bit 63 of a register representing I,j = 0,0 and bit 0 of the register representing I,j = 7,7.

BYTNDX – **Byte Index**

Description:

This instruction searches Ra, which is treated as an array of eight bytes, for a byte value specified by Rb or an immediate value and places the index of the byte into the target register Rt. If the byte is not found -1 is placed in the target register. A common use would be to search for a null byte. The index result may vary from -1 to +7. The index of the first found byte is returned (closest to zero).

The result tag type is set to integer.

Instruction Format: SR2

									23 16 Ra ₈		
03	Kiii3	~8	O_2	SZ4	1113	L	~8	K08	Nas	Κίξ	TAII8
63 61	60 58	57 50	4948	47 44	4341	40	39 32	31 24	23 16	15 8	7 0
13	Rm_3	~8	0_2	Sz_4	m_3	Z	~8	Imm_8	Ra_8	Rt_8	$1Ah_8$

R2 Supported Formats: .w, .t, .o

Clock Cycles: 1

Execution Units: Integer ALU

Operation:

Rt = Index of (Rb in Ra)

CNTLZ – Count Leading Zeros

Description:

Count the number of leading zeros (starting at the MSB) in Ra and place the count in the target register.

Instruction Format: SR1

R1 Supported Formats: .b .w, .t, .o

Clock Cycles: 1

Execution Units: Integer ALU

CNTPOP – Count Population

Description:

Count the number of ones and place the count in the target register.

Vector Operation

for
$$x = 0$$
 to $VL - 1$
$$if (Vm[x]) Vt[x] = popcnt(Va[x])$$

Instruction Format: SR1

Execution Units: integer ALU

DEP – **Deposit**

Description:

Insert to a bitfield. Rc specifies the bitfield offset, Rd specifies the width of the bitfield. Rb specifies the data to insert. Ra contains the original source data. The least significant Rd minus one bits of Rb are inserted into Ra at the position specified by Rc. The final result is placed into Rt.

This instruction may also be used to perform a left shift of a single register by specifying x0 for Ra.

Formats Supported: SR3

55 48 47 44 40 39 32 31 24 23 16 15 8 58 56 4341 7 Rm_3 Rd_8 3_{4} Rc_8 Rb_8 Ra_8 Rt_8 $1Ch_8$ m_3 Z

Operation Size: .w

Execution Units: integer ALU

Exceptions: none

Example:

DIF – **Difference**

Description:

This instruction computes the difference between two signed values in registers Ra and Rb and places the result in a target Rt register. The difference is calculated as the absolute value of Ra minus Rb.

Instruction Format: R2, R2S

Supported Formats: .b .w, .t, .o, .h, .bv, .wv, .tv, .ov, .hv

Clock Cycles: 1

Execution Units: Integer

Operation:

Rt = Abs(Ra - Rb)

DIV – **Division**

Description:

Divide two operand values and place the result in the target register. The first operand must be in a register specified by the Ra field of the instruction. The second operand may be either a register specified by the Rb field of the instruction, an immediate value. Both operands are treated as signed values.

Formats Supported: R2, RI

63		Constant ₃₂						2	3130 T ₂	2928 U ₂	27 24 Sz 4		23 16 Ra ₈		15 8 Rt ₈		$\begin{array}{cc} 7 & 0 \\ 10 h_8 \end{array}$	
63 61	60 58	57	50	4948		4341		39	32		24		16		8	7	0	
T_3	Rm_3	00	Ch_8	U_2	\mathbf{Sz}_4	m_3	Z	20	$0h_8$	R	b_8	R	a_8	R	ts .	03	$3h_8$	

Execution Units: ALU

Clock Cycles: 67

T2	Mnemonic	Trap
0	DIV	none
1	DIVZ	zero
2	DIVO	overflow
3	DIVZO	zero and overflow

DIVR – **Division**

Description:

This instruction is supplied as division is not commutative. Divide two operand values and place the result in the target register. The first operand must be an immediate value. The second operand must be a register specified by the Ra field of the instruction. Both operands are treated as signed values. This instruction allows a constant to be divided by a register value "reverse" to how the DIV instruction works.

Formats Supported: RI

Execution Units: ALU

Clock Cycles: 67

Exceptions: none

DIVU – Division Unsigned

Description:

Divide two operand values and place the result in the target register. The first operand must be in a register specified by the Ra field of the instruction. The second operand may be either a register specified by the Rb field of the instruction, an immediate value. Both operands are treated as unsigned values.

Formats Supported: R2, RI

59 28 27 24 23 16 15 8 $11h_8$ Constant₃₂ Sz_4 Ra₈ Rt₈ 47 44 4341 40 32 31 24 23 16 15 8 Rm_3 $0Ch_8$ Sz_4 m_3 $21h_8$ Rb_8 Ra₈ Rt_8 $03h_8$

Execution Units: ALU

Clock Cycles: 67

EXT - Extract Bitfield

Description:

A bitfield is extracted from the source by shifting the source to the right and 'and' masking. The result is sign extended to the width of the machine. This instruction may be used to sign extend a value from an arbitrary bit position. The width specified should be one less than the desired width. The source is value is contained in the register pair Ra, Rb. The field width is specified by Rc and field offset by Rd.

Instruction Format: SR4

~	Rm_3	Re	d_8	4_{4}	m ₃	Z	R	C ₈	R	b ₈	R	a_8	R	t ₈	10	Chs
59	58 56	55	48	47 44	4341	40	39	32	31	24	23	16	15	8	7	0

Execution Units: Integer ALU

Exceptions: none

Notes:

EXTU – Extract Bitfield Unsigned

Description:

A bitfield is extracted from the source by shifting the source to the right and 'and' masking. The result is zero extended to the width of the machine. This instruction may be used to zero extend a value from an arbitrary bit position. The width specified should be one less than the desired width. The source is a 128-bit value which is the concatenation of Rb and Ra. Rc contains the field offset, Rd the width.

Instruction Format: SR4

			54												
59	58 56	55 4	18 47 44	4341	40	39	32	31	24	23	16	15	8	7	0

Execution Units: Integer ALU

Exceptions: none

Notes:

FDP – **Fused Dot Product**

Description:

Calculate the dot product x = (a * b) + (c * d). The operations are fused together meaning no rounding occurs until the final product is produced.

Instruction Format: SR4

			U_2													
63 61	60.58	57 5	0 4948	47 44	4341	40	39	32	31	24	23	16	15	8	7	0

FFO -Find First One

Description:

A bitfield contained in Ra is searched beginning at the most significant bit to the least significant bit for a bit that is set. The index into the bitfield of the bit that is set is stored in Rt. If no bits are set, then Rt is set equal to -1. The field offset is specified by Rc, the field width by Rd.

Instruction Format: BF

Clock Cycles:

Execution Units: Integer

MAX - Maximum Value

Description:

Determines the maximum of three values in registers Ra, Rb, Rc and places the result in the target register Rt.

Instruction Format: R3

Operation:

$$IF Ra > Rb \text{ and } Ra > Rc$$

$$Rt = Ra$$

$$else \text{ if } Rb > Rc$$

$$Rt = Rb$$

$$else$$

$$Rt = Rc$$

MIN - Minimum Value

Description:

Determines the minimum of three values in registers Ra, Rb, Rc and places the result in the target register Rt.

Instruction Format: R3

Operation:

$$IF \ Ra < Rb \ and \ Ra < Rc$$

$$Rt = Ra$$

$$else \ if \ Rb < Rc$$

$$Rt = Rb$$

$$else$$

$$Rt = Rc$$

MUL – Signed Multiply

Description:

Multiply two values. The first operand must be in a register. The second operand may be in a register or may be an immediate value specified in the instruction. Both the operands are treated as signed values, the result is a signed result.

Formats Supported: R2, RI

Execution Units: ALU

Vector Operation

for
$$x = 0$$
 to $VL - 1$
if $(Vm[x]) Vt[x] = Va[x] * Vb[x]$

Exceptions: multiply overflow, if enabled

T2	Mnemonic	Trap
0	MUL	none
1		
2	MULO	overflow
3		

MULF – Fast Unsigned Multiply

Description:

Multiply two values. The first operand must be in a register. The second operand may be in a register or may be an immediate value specified in the instruction. Both the operands are treated as unsigned values. The result is an unsigned result. The fast multiply multiplies only the low order 24 bits of the first operand times the low order 16 bits of the second. The result is a 40-bit unsigned product.

Formats Supported: R2, RI

63	~		48	47	Con	stant ₁₆		32	$\begin{array}{c} 3130 \\ T_2 \end{array}$	$\begin{array}{c} 2928 \\ U_2 \end{array}$	27 24 Sz 4		23 16 Ra ₈		5 8 Rt 8		5h ₈
63 61	60 58	57	50	4948	47 44	4341	40	39	32	31	24	23	16	15	8	7	0
T_3	Rm_3	00	Ch ₈	U_2	Sz_4	m_3	Z	$15h_8$		Rb_8		R	a_8	R	t ₈	03	$3h_8$

Execution Units: ALU

MULU – Unsigned Multiply

Description:

Multiply two values. The first operand must be in a register. The second operand may be in a register or may be an immediate value specified in the instruction. Both the operands are treated as unsigned values, the result is a unsigned result.

Formats Supported: R2, RI

Vector Operation

for
$$x = 0$$
 to $VL - 1$
$$if (Vm[x]) Vt[x] = Va[x] * Vb[x]$$

Exceptions: multiply overflow, if enabled

MUX – Multiplex

Description:

The MUX instruction performs a bit-by-bit copy of a bit of Rb to the target register if the corresponding bit in Ra is set, or a copy of a bit from Rc if the corresponding bit in Ra is clear.

Instruction Format

59 58 56 55 48 47 44 4341 40 39 32 31 24 23 16 15 8 7 0
$$\sim$$
 Rm₃ 1Bh₈ Sz₄ m₃ z Rc₈ Rb₈ Ra₈ Rt₈ 03h₈

Exceptions: none

Execution Units: integer ALU

NEG - Negate

Description:

This is an alternate mnemonic for the SUB instruction where the first register operand is R0.

Instruction Format: SR2

59 58 56 55 48 47 44 4341 40 39 32 31 24 23 16 15 8 7 0
$$\sim$$
 Rm₃ 0Ch₈ Sz₄ m₃ z 5₈ Rb₈ 0₈ Rt₈ 03h₈

Scalar Operation

$$Rt = 0 - Rb$$

Vector Operation

for
$$x = 0$$
 to $VL - 1$
$$if (Vm[x]) \ Vt[x] = 0 - Vb[x]$$

$$else \ if (z) \ Vt[x] = 0$$

$$else \ Vt[x] = Vt[x]$$

Notes

For sign-magnitude operations the sign bit is inverted, no subtract occurs. The result is not rounded.

NOT – Logical Not

Description:

This instruction takes the logical 'not' value of a register and places the result in a target register. If the source register contains a non-zero value, then a zero is loaded into the target. Otherwise, if the source register contains a zero a one is loaded into the target register.

Instruction Format: SR2

59 58 56 55 48 47 44 4341 40 39 32 31 24 23 16 15 8 7
$$\sim$$
 Rm₃ OCh₈ Sz₄ m₃ z OCh₈ 4₈ Ra₈ Rt₈ O3h₈

Operation:

Rt = !Ra

OR – Bitwise Or

Description:

Perform a bitwise or operation between operands. The immediate constant is zero extended before use.

Instruction Format: RI

Instruction Format: R3

59 58 56 55 48 47 44 4341 40 39 32 31 24 23 16 15 8 7 0
$$\sim$$
 Rm₃ 09h₈ Sz₄ m₃ z Rc₈ Rb₈ Ra₈ Rt₈ 03h₈

Operation

$$Rt = Ra \mid Immediate$$

OR

$$Rt = Ra \mid Rb \mid Rc$$

Vector Operation

for
$$x = 0$$
 to VL-1

if
$$(Vm[x])$$
 $Vt[x] = Va[x] | Vb[x] | Vc[x]$

ORIS – Bitwise Or Immediate Shifted

Description:

Perform a bitwise or operation between operands. The immediate constant is shifted left a multiple of 32 bits and zero extended to the left and right before use.

Immediate Instruction Format

63	32	3128	2724	23 16	15 8	7 0
Constant	2	9_{4}	Sh_4	Ra_8	Rt_8	Opcode ₈

Operation

 $Rt = Ra \mid (Immediate << (32 * Sh2))$

Exceptions: none

PERM – Permute Bytes

Description:

This instruction allows any combination of bytes in a source register to be copied to a target register. The low order twenty-four bits of register Rb or a 12-bit immediate constant are used to identify which source bytes are copied to the destination. The twenty-four-bit value is composed of eight three-bit fields. Field S0 indicates the source byte for target byte position 0. S1 indicates the source byte for target byte position 1. S2 to S7 work similarly for the remaining target bytes. There are many interesting possibilities with this instruction. A single source byte could be copied to all target byte positions for instance. Or the order of bytes in a word could be reversed.

Instruction Format: SR2, PERM

63 61	60 58	57 50	4948	47 44	4341	40	39 32	31 24	23 16	15 8	7 0
0_{3}	Rm_3	~8	0_2	Sz_4	m_3	Z	~8	Rb_8	Ra_8	Rt_8	$17h_8$
63 61	60 58	57 50	4948	47 44	4341	40	39	24	23 16	15 8	7 0
13	Rm_3	Imm ₂₃₁₆	0_2	Sz_4	m_3	Z	Imr	n ₁₅₀	Ra_8	Rt_8	$17h_8$

Execution Units: integer ALU

Clock Cycles: 1

PTRDIF – Difference Between Pointers

Description:

Subtract two values then shift the result right. Both operands must be in a register. The right shift is provided to accommodate common object sizes. It may still be necessary to perform a divide operation after the PTRDIF to obtain an index into odd sized or large objects. Rc may vary from zero to thirty-one.

The result tag is forced to integer.

Instruction Format: R3

$$Rt = Abs(Ra - Rb) >> Rc$$

Clock Cycles: 1

Execution Units: Integer

Exceptions:

None

SEQ – Set if Equal

Description:

The set instruction places a 1 or 0 in the target register based on the relationship between the two source operands. If operand Ra is equal to a second operand in register (Rb) or an immediate constant then the target register is set to a one, otherwise the target register is set to a zero.

The set operation sets the result tag to BOOL.

For floating-point operations positive and negative zero are considered equal.

If a vector operation is taking place then the target register is one of the vector mask registers.

Immediate Instruction Format

Register Instruction Format

59 58 56 55 48 47 44 4341 40 39 32 31 24 23 16 15 8 7

 $\sim \quad Rm_3 \quad \ \, 0Ch_8 \qquad Sz_4 \quad \ \, m_3 \quad z \quad \ \, 46h_8 \qquad \quad Rb_8 \qquad \quad \, Ra_8 \qquad \quad \, Rt_8 \qquad \quad \, 03h_8$

SGE – Set if Greater Than or Equal

Description:

The set instruction places a 1 or 0 in the target register based on the relationship between the two source operands. If operand Ra is greater than or equal to a second operand in register (Rb) then the target register is set to a one, otherwise the target register is set to a zero. The operands are treated as signed values.

There is no immediate form to this instruction. An immediate equivalent may be achieved using the SGT instruction and adjusting the constant by one.

The set operation sets the result tag to BOOL.

Register Instruction Format

```
58 56
       55
                   47 44
                            4341
                                   40
                                        39
                                           32
                                                    31 24
                                                                23 16
                                                                            15 8
                                                                                         03h_8
Rm_3
         0Ch_8
                    Sz_4
                                         2Dh_8
                                                     Rb_8
                                                                 Ra<sub>8</sub>
                                                                             Rt_8
                            m_3
```

SGEU – Set if Greater Than or Equal Unsigned

Description:

The set instruction places a 1 or 0 in the target register based on the relationship between the two source operands. If operand Ra is greater than or equal to a second operand in register (Rb) then the target register is set to a one, otherwise the target register is set to a zero. The operands are treated as signed values.

There is no immediate form to this instruction. An immediate equivalent may be achieved using the SGTU instruction and adjusting the constant by one.

The set operation sets the result tag to BOOL.

Register Instruction Format

```
58 56
        55
                    47 44
                            4341
                                   40
                                        39
                                            32
                                                    31 24
                                                                23 16
                                                                             15 8
Rm_3
         0Ch_8
                    Sz_4
                                         2Fh_8
                                                     Rb_8
                                                                 Ra<sub>8</sub>
                                                                              Rt_8
                                                                                          03h_8
                            m_3
```

SGT – Set if Greater Than

Description:

The set instruction places a 1 or 0 in the target register based on the relationship between the two source operands. If operand Ra is greater than a second operand which is a constant supplied in the instruction, then the target register is set to a one, otherwise the target register is set to a zero. The operands are treated as signed values.

There is no register form of this instruction. The register equivalent operation may be performed using the SLT instruction and swapping the registers.

The set operation sets the result tag to BOOL.

Immediate Instruction Format

SGTU – Set if Greater Than Unsigned

Description:

The set instruction places a 1 or 0 in the target register based on the relationship between the two source operands. If operand Ra is greater than a second operand which is a constant supplied in the instruction, then the target register is set to a one, otherwise the target register is set to a zero. The operands are treated as signed values.

There is no register form of this instruction. The register equivalent operation may be performed using the SLTU instruction and swapping the registers.

SIGN - Sign

Synopsis

Take sign of value. Rt = Ra < 0 ? -1 : Ra = 0 ? 0 : 1

Description

The sign of a register is placed in the target register Rt.

Vector Operation

```
for x = 0 to VL - 1 if \ (Vm[x]) \ Vt[x] = Va[x] < 0 \ ? -1 : Va[x] = 0 \ ? \ 0 : 1
```

SLL –Shift Left Logical Pair

Description:

Left shift a pair of operand values by an operand value and place the result in the target register. The upper 64 bits of the result are placed in the target register. Zeros are shifted into the least significant bits. The operand pair must be in registers specified by the Ra and Rb field of the instruction. The third operand may be either a register specified by the Rc field of the instruction, or an immediate value.

This instruction may also be used to perform a left rotate of a single register by specifying the same register for Ra and Rb.

Formats Supported: SR3

~	Rm_3		h∘	Sz_4			R	Co	R	h∘	R	as	Rt	Q	0	3h∘
59	5856	55	48	47 44	4341	40	39	32	31	24	23	16	15	8	7	0

Operation Size: .o, .t, .w, .b

Execution Units: integer ALU

Exceptions: none

Example:

SLT – Set if Less Than

Description:

The set instruction places a 1 or 0 in the target register based on the relationship between the two source operands. If operand Ra is less than a second operand in either a register (Rb) or a constant supplied in the instruction, then the target register is set to a one, otherwise the target register is set to a zero. The operands are treated as signed values.

The register form of the instruction may also be used to test for greater than by swapping the operands around.

Instruction Format: R2

SLE – Set if Less Than or Equal

Description:

The set instruction places a 1 or 0 in the target register based on the relationship between the two source operands. If operand Ra is less than or equal to a second operand in register (Rb) then the target register is set to a one, otherwise the target register is set to a zero. The operands are treated as signed values.

There is no immediate form to this instruction. An immediate equivalent may be achieved using the SLT instruction and adjusting the constant by one.

SLEU – Set if Less Than or Equal

Description:

The set instruction places a 1 or 0 in the target register based on the relationship between the two source operands. If operand Ra is less than or equal to a second operand in register (Rb) then the target register is set to a one, otherwise the target register is set to a zero. The operands are treated as unsigned values.

There is no immediate form to this instruction. An immediate equivalent may be achieved using the SLTU instruction and adjusting the constant by one.

SLTU – Set if Less Than Unsigned

Description:

The set instruction places a 1 or 0 in the target register based on the relationship between the two source operands. If operand Ra is less than a second operand in either a register (Rb) or a constant supplied in the instruction, then the target register is set to a one, otherwise the target register is set to a zero. The operands are treated as unsigned values.

The register form of the instruction may also be used to test for greater than by swapping the operands around.

Instruction Format: R2

59 58 56 55 48 47 44 4341 40 39 32 31 24 23 16 15 8 7 0
$$\sim$$
 Rm₃ 0Ch₈ Sz₄ m₃ z 2Eh₈ Rb₈ Ra₈ Rt₈ 03h₈

SNE – Set if Not Equal

Description:

The set instruction places a 1 or 0 in the target register based on the relationship between the two source operands. If operand Ra is not equal to a second operand in register (Rb) or an immediate constant then the target register is set to a one, otherwise the target register is set to a zero.

For floating-point operations positive and negative zero are considered equal.

Immediate Instruction Format

Register Instruction Format

SRA –Shift Right Arithmetic Pair

Description:

This is an alternate mnemonic for the signed field extract **EXT** instruction.

Right shift a pair of operand values by an operand value and place the result in the target register. The lower 64 bits of the result are placed in the target register. The sign bit is shifted into the most significant bits. The operand pair must be in registers specified by the Ra and Rb field of the instruction. The third operand may be either a register specified by the Rc field of the instruction, or an immediate value.

Instruction Format: SR4

23 16 59 58 56 55 47 44 4341 39 32 31 24 15 8 BFh_8 Rc_8 $2Ch_8$ Rm_3 4_{4} Rb_8 Ra_8 Rt_8 m_3 Z

Operation Size: .w

Execution Units: integer ALU

Exceptions: none

Example:

SRL –Shift Right Logical Pair

Description:

This is an alternate mnemonic for the unsigned field extract **EXTU** instruction.

Right shift a pair of operand values by an operand value and place the result in the target register. The lower 64 bits of the result are placed in the target register. Zeros are shifted into the most significant bits. The operand pair must be in registers specified by the Ra and Rb field of the instruction. The third operand may be either a register specified by the Rc field of the instruction, or an immediate value.

This instruction may also be used to perform a right rotate of a single register by specifying the same register for Ra and Rb.

Instruction Format: SR4

59 58 56 55 48 47 44 4341 40 39 32 31 24 23 16 15 8 7 0 \sim Rm₃ BFh₈ 5₄ m₃ z Rc₈ Rb₈ Ra₈ Rt₈ 2Ch₈

Operation Size: .w

Execution Units: integer ALU

Exceptions: none

Example:

SUB - Subtract

Description:

Subtract two values. Both operands must be in a register or small immediates.

Instruction Format: SR2

Scalar Operation

$$Rt = Ra - Rb$$

Vector Operation

for
$$x = 0$$
 to $VL - 1$
$$if (Vm[x]) \ Vt[x] = Va[x] - Vb[x]$$

$$else \ if (z) \ Vt[x] = 0$$

$$else \ Vt[x] = Vt[x]$$

SUBF – Subtract From

Description:

Subtract two values. The first operand must be in a register. The second operand must be an immediate value specified in the instruction. There is no register form for this instruction.

Immediate Instruction Format

Operation:

$$Rt = Imm - Ra$$

U20NDX - UTF20 Index

Description:

This instruction searches Ra, which is treated as an array of three UTF20 values, for a value specified by Rb or an immediate value and places the index of the value into the target register Rt. If the UTF20 value is not found -1 is placed in the target register. A common use would be to search for a null. The index result may vary from -1 to +2. The index of the first found value is returned (closest to zero).

The result is tagged as an integer.

Instruction Format: SR2

59	5856	55 48	47 44	4341	40	39 32	31 24	23 16	15 8	7 0
~	Rm_3	~8	O_4	m_3	Z	~8	Rb_8	Ra_8	Rt_8	$23h_8$
59	58 56	55 48	47 44	4341	40	39	24	23 16	15 8	7 0
~	Rm_3	Imm ₂₃₁₆	1_{4}	m_3	Z	In	nm ₁₅₀	Ra_8	Rt_8	$23h_8$

R2 Supported Formats: .w

Clock Cycles: 1

Execution Units: Integer ALU

Operation:

Rt = Index of (Rb in Ra)

WYDNDX – Wyde Index

Description:

This instruction searches Ra, which is treated as an array of four wydes, for a wyde value specified by Rb or an immediate value and places the index of the wyde into the target register Rt. If the wyde is not found -1 is placed in the target register. A common use would be to search for a null wyde. The index result may vary from -1 to +3. The index of the first found wyde is returned (closest to zero).

Instruction Format: SR2

63 61	60 58	57 50	4948	47 44	4341	40	39 32	31 24	23 16	15 8	7 0
0_3	Rm_3	~8	0_2	Sz_4	m_3	Z	~8	Rb_8	Ra_8	Rt_8	$1Bh_8$
63 61	60 58	57 50	4948	47 44	4341	40	39	24	23 16	15 8	7 0
13	Rm_3	~8	0_2	Sz_4	m_3	Z	Im	m_{16}	Ra_8	Rt_8	$1Bh_8$

R2 Supported Formats: .t, .o

Clock Cycles: 1

Execution Units: Integer ALU

Operation:

Rt = Index of (Rb in Ra)

XOR – Bitwise Exclusive Or

Description:

Perform a bitwise exclusive or operation between operands. The first operand must be in a register. The second operand may be a register or immediate value. A third operand must be in a register. The immediate constant is zero extended before use.

Immediate Instruction Format

Register Instruction Format

59 5856 55 48 47 44 4341 40 39 32 31 24 23 16 15 8 7 0
$$\sim$$
 Rm₃ 0Ah₈ Sz₄ m₃ z Rc₈ Rb₈ Ra₈ Rt₈ 03h₈

Operation

OR

$$Rt = Ra \wedge Rb \wedge Rc$$

Vector Operation

for
$$x=0$$
 to VL-1
$$if \ (Vm[x]) \ Vt[x] = Va[x] \land Vb[x] \land Vc[x]$$

$$else \ if \ (z) \ Vt[x] = 0$$

$$else \ Vt[x] = Vt[x]$$

ZXB –**Zero** Extend Byte

Description:

This is an alternate mnemonic for the bitfield extract (EXTU) operation.

Instruction Format: EXT

A bitfield in the source specified by Ra is extracted, the result is copied to the target register. Rc specifies the bit offset. Rd specifies the bit width.

Clock Cycles: 1

Execution Units: Integer ALU

Exceptions: none

Notes:

ZXW -Zero Extend Wyde

Description:

This is an alternate mnemonic for the bitfield extract (EXTU) operation.

Instruction Format: BFI

A bitfield in the source specified by Ra is extracted, the result is copied to the target register. Rc specifies the bit offset. Rd specifies the bit width.

Clock Cycles: 1

Execution Units: Integer ALU

Exceptions: none

Notes:

ZXT –Zero Extend Tetra

Description:

This is an alternate mnemonic for the bitfield extract (EXTU) operation.

Instruction Format: EXT

A bitfield in the source specified by Ra is extracted, the result is copied to the target register. Rc specifies the bit offset. Rd specifies the bit width.

Clock Cycles: 1

Execution Units: Integer ALU

Exceptions: none

Notes:

Memory Operations

LDx - Load

Description:

Load a value from memory into a register.

Formats Supported:

Scalar Indexed Form (LD)

The effective address (EA) is calculated as the sum of Ra plus Rb multiplied by a scale and a constant.

```
63
                                  4948
                                           47 44
                                                       4341
                                                                         39
                                                                                 32
                                                                                          31 24
                                                                                                          23 16
                                                                                                                          15 8
        Const<sub>21.8</sub>
                                   U_2
                                             Sz_4
                                                        Sc<sub>3</sub>
                                                                  Z
                                                                        Const<sub>7..0</sub>
                                                                                           Rb<sub>8</sub>
                                                                                                           Ras
                                                                                                                           Rt<sub>8</sub>
                                                                                                                                          60h8
z: 1 = \text{zero extend}, 0 = \text{sign extend}
```

```
Sc<sub>3</sub> Multiplier

0 1

1 2

2 4

3 8

4 16
```

Operation:

```
Rt = Memory[d + Ra + Rb * Sc]
```

Vector forms

Stridden Form (LDS)

Data is loaded from memory addresses separated by the stride amount specified by register field Rb, beginning with the sum of Ra and an immediate value. If the vector mask bit is clear and the 'z' bit is set in the instruction then the corresponding element of the vector register is loaded with zero. If the vector mask bit is clear and the 'z' bit is clear in the instruction then the corresponding element of the vector register is left unchanged (no value is loaded from memory).

Elements are loaded only up to the length specified in the vector length register.

```
\begin{array}{ccc} Vm[x] & z & Result \\ 0 & 0 & Vt[x] = Vt[x] \text{ (unchanged)} \\ 0 & 1 & Vt[x] = 0 \text{ (set to zero)} \\ 1 & 0 & Vt[x] = \text{memory, sign extended} \end{array}
```

- 1 Vt[x] = memory, zero extended
- U₂ Unit
- 0 integer
- 1 floating-point
- 2 decimal-float
- 3 posit
- Sz₄ Operation Size
- 0 byte
- 1 wyde
- 2 tetra
- 3 octa
- 4 hexi (double octa)
- 5 quad octa
- 6 reserved
- 7 pointer

Operation:

```
\label{eq:continuous_section} \begin{split} & for \ x=0 \ to \ vector \ length \\ & if \ (Vm[x]) \\ & Vt[x] = Memory[d+Ra+Rb*x] \\ & else \\ & Vt[x] = z \ ? \ 0 : Vt[x] \end{split}
```

Indexed Form

Data is loaded from memory addresses beginning with the sum of Ra and a vector element from Vb.

Operation:

```
\begin{split} n &= 0 \\ \text{for } x &= 0 \text{ to vector length} \\ &\quad \text{if } (Vm[x]) \\ &\quad Vt[x] &= Memory[d + Ra + Vb[x]] \\ &\quad \text{else} \\ &\quad Vt[x] &= z ? \ 0 : Vt[x] \end{split}
```

LDB – Load Byte (8 bits)

Description:

Data is loaded from the memory address which is the sum of an immediate value and the sum of Ra and Rb times a scale. The value loaded is sign extended from bit 7 to the machine width.

Formats Supported: LD

Operation:

 $Rd = Memory_8[d + Ra + Rb*Sc]$

Exceptions: none

LDBZ – Load Byte, Zero Extend (8 bits)

Description:

Data is loaded from the memory address which is the sum of an immediate value and the sum of Ra and Rb times a scale. The value loaded is zero extended from bit 8 to the machine width.

Formats Supported: LD

Operation:

 $Rd = Memory_8[d + Ra + Rb*Sc]$

LDO – Load Octa (64 bits)

Description:

Data is loaded into Rt from the memory address which is the sum of an immediate value and the sum of Ra and Rb scaled.

Formats Supported: RR,RI

Operation:

 $Rt = Memory_{64}[d + Ra + Rb*Sc]$

Execution Units: Mem

LDT – Load Tetra (32 bits)

Description:

Data is loaded from the memory address which is the sum of Ra and an immediate value or the sum of Ra and Rb scaled. The value loaded is sign extended from bit 31 to the machine width.

Formats Supported: RR,RI

Operation:

 $Rt = Memory_{32}[d + Ra + Rb*Sc]$

Execution Units: Mem

Exceptions: none

LDTZ – Load Tetra, Zero Extend (32 bits)

Description:

Data is loaded from the memory address which is the sum of Ra and an immediate value or the sum of Ra and Rb scaled. The value loaded is zero extended from bit 8 to the machine width.

Formats Supported: RR,RI

Operation:

 $Rt = Memory_{32}[d + Ra + Rb*Sc]$

Execution Units: Mem

LDW – Load Wyde (16 bits)

Description:

Data is loaded from the memory address which is the sum of Ra and an immediate value or the sum of Ra and Rb scaled. The value loaded is sign extended from bit 15 to the machine width.

Formats Supported: LD

Operation:

 $Rt = Memory_{16}[d + Ra + Rb*Sc]$

Execution Units: Mem

Exceptions: none

LDWZ – Load Wyde, Zero Extend (16 bits)

Description:

Data is loaded from the memory address which is the sum of Ra and an immediate value or the sum of Ra and Rb scaled. The value loaded is zero extended from bit 16 to the machine width.

Formats Supported: LD

Operation:

 $Rt = Memory_{16}[d + Ra + Rb*Sc]$

Execution Units: Mem

LEA – Load Effective Address

Description:

This instruction computes the effective address for a load/store operation. The data type tag for the target register is set to indicate it contains a pointer.

Formats Supported:

Scalar Indexed Form (LD)

The effective address (EA) is calculated as the sum of Ra plus Rb multiplied by a scale and a constant and placed in target register Rt.

```
4948
63
                                    47 44
                                                4341
                                                         40
                                                                39
                                                                       32
                                                                              31 24
                                                                                            23 16
                                                                                                          15 8
                                                                                                                      7
                                                                                                                                0
       Const<sub>21..8</sub>
                               U_2
                                       Sz_4
                                                               Const<sub>7 0</sub>
                                                                                Rb_8
                                                                                              Ra_8
                                                                                                           Rt_8
                                                                                                                         68h_8
                                                 Sc<sub>3</sub>
                                                         Z
z: 1 = \text{zero extend}, 0 = \text{sign extend}
```

Sc_3	Multiplier
0	1
1	2
2	4
3	8
4	16

Operation:

$$Rt = d + Ra + Rb * Sc$$

Vector forms

Stridden Form (LDS)

```
47 44
                          4948
                                              4341
                                                        40
                                                               39
                                                                       32
                                                                                31 24
                                                                                               23 16
                                                                                                               15 8
                          U_2
                                                                                 Rb_8
                                                                                                 Ra<sub>8</sub>
                                                                                                                Rt_8
                                                                                                                               69h<sub>8</sub>
Const<sub>21..8</sub>
                                    Sz_4
                                               m_3
                                                        Z
                                                              Const<sub>7..0</sub>
```

```
Vm[x]
                Result
          \mathbf{Z}
  0
          0
                Vt[x] = Vt[x] (unchanged)
  0
                Vt[x] = 0 (set to zero)
           1
  1
          0
                Vt[x] = memory address
  1
           1
                Vt[x] = memory address
  U_2
         Unit
  0
         integer
   1
         floating-point
   2
         decimal-float
  3
         posit
```

```
Operation Size
Sz_4
0
       byte
       wyde
1
2
       tetra
3
       octa
4
```

hexi

Operation:

$$\label{eq:continuous_section} \begin{split} &for \ x=0 \ to \ vector \ length \\ &if \ (Vm[x]) \\ &Vt[x] = d + Ra + Rb * x \\ &else \\ &Vt[x] = z \ ? \ 0 : Vt[x] \end{split}$$

Indexed Form

Operation:

$$n=0$$
 for $x=0$ to vector length
$$if \ (Vm[x]) \\ Vt[x] = d + Ra + Vb[x] \\ else \\ Vt[x] = z \ ? \ 0 : Vt[x]$$

LSM – Load or Store Multiple

Description:

The LSM prefix instruction allows multiple registers or values to be loaded or stored using the following load / store instruction. Register x0 cannot be stored using this prefix. If the register spec field is zero then no load or store takes place at that position. Up to seven registers may be specified.

Formats Supported: LSM

Execution Units: Mem

STx - Store

Description:

Store values to memory. Either the contents of a scalar or vector register or a seven-bit immediate constant may be stored. Both scalar and vector store operations are possible.

Formats Supported:

Scalar Indexed Form (ST)

The effective address (EA) is calculated as the sum of Ra plus Rb multiplied by a scale and a constant.

```
59
                             47 44
                                       4341
                                               40
                                                      39
                                                            32
                                                                    31 24
                                                                                  23 16
                                                                                               15 8
                                                                                                                     0
                                                                                                            7
                                       Sc_3
                                                     Const<sub>7 0</sub>
                                                                     Rb_8
                                                                                   Ra_8
                                                                                                              70h_8
       Const<sub>19</sub> 8
                              Sz_4
                                               Z
                                                                                                Rs_8
z: 1 = \text{zero extend}, 0 = \text{sign extend}
```

```
\begin{array}{cccc} Sc_3 & Multiplier \\ 0 & 1 \\ 1 & 2 \\ 2 & 4 \\ 3 & 8 \\ 4 & 16 \end{array}
```

Operation:

Memory[d+Ra + Rb * Sc] = Rs

Vector forms

Stridden Form (STS)

```
4948
                                 47 44
                                           4341
                                                    40
                                                           39
                                                                                          23 16
                                                                                                        15 8
Const<sub>21..8</sub>
                                                                                           Ra<sub>8</sub>
                        U_2
                                  Sz_4
                                            m_3
                                                     Z
                                                         Const<sub>7..0</sub>
                                                                            Rb_8
                                                                                                         Rs_8
                                                                                                                        72h_8
```

Data is stored to memory addresses separated by the stride amount specified by register field Rb, beginning with the sum of Ra and an immediate value. If the vector mask bit is clear and the 'z' bit is set in the instruction then memory for the corresponding element of the vector register is stored with zero. If the vector mask bit is clear and the 'z' bit is clear in the instruction then memory corresponding to the element of the vector register is left unchanged (no value is stored to memory).

Elements are loaded only up to the length specified in the vector length register.

```
\begin{array}{ccc} Vm[x] & z & Result \\ 0 & 0 & Memory = Memory \, (unchanged) \\ 0 & 1 & Memory = 0 \, (set \, to \, zero) \end{array}
```

```
1
        0
             memory = Vt[x]
1
        1
             memory = Vt[x]
U_2
       Unit
0
       integer
 1
       floating-point
2
       decimal-float
 3
       posit
Sz_4
       Operation Size
       byte
0
1
       wyde
2
       tetra
3
       octa
4
       hexi
```

reserved

pointer

Operation:

5,6

7

```
\label{eq:for x = 0 to vector length} \begin{split} & \text{if } (Vm[x]) \\ & & \text{Memory}[d+Ra+Rb*x] = Vt[x] \\ & \text{else} \\ & & \text{Memory}[d+Ra+Rb*x] = z \ ? \ 0 : \text{Memory}[d+Ra+Rb*x] \end{split}
```

Indexed Form

Data is stored to memory addresses beginning with the sum of Ra and a vector element from Vb.

Operation:

```
\begin{split} n &= 0 \\ \text{for } x &= 0 \text{ to vector length} \\ &\quad \text{if } (Vm[x]) \\ &\quad Memory[d + Ra + Vb[x]] = Vt[x] \\ &\quad \text{else} \\ &\quad Memory = z \ ? \ 0 : Memory \end{split}
```

STB – Store Byte (8 bits)

Description:

This instruction stores a byte (8 bit) value to memory. The memory address is calculated as the sum of an immediate constant and the sum of Ra and Rb scaled.

Instruction Format: ST

Operation:

 $Memory_8[d + Ra + Rb*Sc] = Rs$

STBZ – Store Byte and Zero (8 bits)

Description:

This instruction stores a byte (8 bit) value to memory. The memory address is calculated as the sum of an immediate constant and the sum of Ra and Rb scaled. After the byte is stored to memory the register is zeroed out.

Instruction Format: ST

Operation:

 $\begin{aligned} & Memory_8[d+Ra+Rb*Sc] = Rs \\ & Rs = 0 \end{aligned}$

STO – Store Octa (64 bits)

Description:

This instruction stores an octa-byte (64 bit) value to memory. The memory address is calculated as the sum of an immediate constant and the sum of Ra and Rb scaled.

Instruction Format: ST

Operation:

$$Memory_{64}[d + Ra + Rb*Sc] = Rs$$

STOZ – Store Octa and Zero (64 bits)

Description:

This instruction stores an octa-byte (64 bit) value to memory. The memory address is calculated as the sum of an immediate constant and the sum of Ra and Rb scaled. After the tetra is stored to memory the register is zeroed out.

Instruction Format: ST

Operation:

$$Memory_{64}[d + Ra + Rb*Sc] = Rs$$

Rs = 0

STPTR – Store Pointer (64 bits)

Description:

This instruction stores an octa-byte (64 bit) value to memory. The memory address is calculated as the sum of an immediate constant and the sum of Ra and Rb scaled. STPTR begins a series of stores to memory addresses scaled by eight bits, until the address zero is reached. The first store proceeds normally, for the second and subsequent stores a byte store operation takes place with the value zero being to memory.

The purpose of the STPTR instruction is to allow a code dense implementation of a write barrier that indicates where in memory a pointer is stored with increasing resolution.

This instruction assumes that card memory used to record pointer locations is located at the low end of the memory system.

Instruction Format: ST

Operation:

```
\begin{aligned} ea &= d + Ra + Rb*Sc \\ Memory_{64}[ea] &= Rs \\ while &ea <> 0 \\ &ea = ea >> 8 \\ Memory_{8}[ea] &= 0 \end{aligned}
```

STT – Store Tetra (32 bits)

Description:

This instruction stores a tetra-byte (32 bit) value to memory. The memory address is calculated as the sum of an immediate constant and the sum of Ra and Rb scaled.

Instruction Format: ST

Operation:

 $Memory_{32}[d + Ra + Rb*Sc] = Rs$

STTZ – Store Tetra and Zero (32 bits)

Description:

This instruction stores a tetra-byte (32 bit) value to memory. The memory address is calculated as the sum of an immediate constant and the sum of Ra and Rb scaled. After the tetra is stored to memory the register is zeroed out.

Instruction Format: ST

Operation:

 $Memory_{32}[d + Ra + Rb*Sc] = Rs$ Rs = 0

STW – Store Wyde (16 bits)

Description:

This instruction stores a byte (16 bit) value to memory. The memory address is calculated as the sum of an immediate constant and the sum of Ra and Rb scaled.

Instruction Format: ST

Operation:

 $Memory_{16}[d + Ra + Rb*Sc] = Rs$

STWZ – Store Wyde and Zero (16 bits)

Description:

This instruction stores a byte (16 bit) value to memory. The memory address is calculated as the sum of an immediate constant and the sum of Ra and Rb scaled. After the wyde is stored to memory the register is zeroed out.

Instruction Format: ST

Operation:

$$Memory_{16}[d + Ra + Rb*Sc] = Rs$$

$$Rs = 0$$

Flow Control (Branch Unit) Operations

BEQ – Branch if Equal

Description:

This instruction branches to the target address if the contents of Ra and Rb are equal, otherwise program execution continues with the next instruction. The target address is formed as the sum of Rc and a displacement. If Rc is r63 then the instruction pointer value is used.

Formats Supported: BR

Operation:

```
Rt = IP + 8 If (Ra = Rb) If (Rc = 63) IP = IP + Displacement Else IP = Rc + Displacement
```

Execution Units: Branch

Exceptions: none

Notes:

For a floating-point comparison positive and negative zero are considered equal.

BGE – Branch if Greater Than or Equal

Description:

This instruction branches to the target address if the contents of Ra is greater than or equal to Rb, otherwise program execution continues with the next instruction. The values in Ra and Rb are treated as signed values. The target address is formed as the sum of Rc and a displacement. If Rc is x63 then the instruction pointer value is used.

Formats Supported: BR

Operation:

$$Rt = IP + 8$$

$$If (Ra >= Rb)$$

$$IP = Rc + Displacement$$

Execution Units: Branch

BGEU – Branch if Greater Than or Equal Unsigned

Description:

This instruction branches to the target address if the contents of Ra is greater than or equal to Rb, otherwise program execution continues with the next instruction. The values in Ra and Rb are treated as unsigned values. The target address is formed as the sum of Rc and a displacement. If Rc is r63 then the program counter value is used.

Formats Supported: BR

```
31 24
                                 4948
                                         47 44
                                                                     32
                                                                                         23 16
                                                                                                      15 8
                                                   43
      Displacement<sub>20..7</sub>
                                 U_2
                                         Sz_4
                                                                             Rb_8
                                                                                          Ra<sub>8</sub>
                                                                                                                     4Bh_8
                                                  Disp_{6..3}
                                                                 Rc_8
                                                                                                        Rt_8
Operation:
```

```
Rt = IP + 8
If (Ra >= Rb)
PC = Rc + Displacement
```

Execution Units: Branch

Exceptions: none

BGT – Branch if Greater Than

Description:

This instruction is an alternate mnemonic for the <u>BLT</u> instruction where the register operands have been swapped.

This instruction branches to the target address if the contents of Ra is less than Rb, otherwise program execution continues with the next instruction. The values in Ra and Rb are treated as signed values. The target address is formed as the sum of Rc and a displacement. If Rc is x63 then the program counter value is used.

Formats Supported: BR

Operation:

$$Rt = IP + 8$$

$$If (Ra < Rb)$$

$$PC = Rc + Displacement$$

Execution Units: Branch

BGTU – Branch if Greater Than Unsigned

Description:

This instruction is an alternate mnemonic for the <u>BLTU</u> instruction where the register operands have been swapped.

This instruction branches to the target address if the contents of Ra is less than Rb, otherwise program execution continues with the next instruction. The values in Ra and Rb are treated as unsigned values. The target address is formed as the sum of Rc and a displacement. If Rc is x63 then the program counter value is used.

Formats Supported: BR

Operation:

$$Rt = IP + 8$$

$$If (Ra < Rb)$$

$$PC = Rc + Displacement$$

Execution Units: Branch

BNE – Branch if Not Equal

Description:

This instruction branches to the target address if the contents of Ra and Rb are not equal, otherwise program execution continues with the next instruction. The target address is formed as the sum of Rc and a displacement. If Rc is x63 then the program counter value is used.

Formats Supported: BR

Operation:

$$Rt = IP + 8$$

$$If (Ra <> Rb)$$

$$PC = Rc + Displacement$$

Execution Units: Branch

BLE – Branch if Less Than or Equal

Description:

This is an alternate mnemonic for the BGE instruction, where the register operands have been swapped.

This instruction branches to the target address if the contents of Ra is greater than or equal to Rb, otherwise program execution continues with the next instruction. The values in Ra and Rb are treated as signed values. The target address is formed as the sum of Rc and a displacement. If Rc is x63 then the program counter value is used.

Formats Supported: BR

Operation:

```
If (Ra \ge Rb)

PC = Rc + Displacement
```

Execution Units: Branch

Exceptions: none

BLEU – Branch if Less Than or Equal Unsigned

Description:

This is an alternate mnemonic for the BGEU instruction, where the register operands have been swapped.

This instruction branches to the target address if the contents of Ra is greater than or equal to Rb, otherwise program execution continues with the next instruction. The values in Ra and Rb are treated as unsigned values. The target address is formed as the sum of Rc and a displacement. If Rc is x63 then the program counter value is used.

Formats Supported: BR

Operation:

```
If (Ra \ge Rb)

PC = Rc + Displacement
```

Execution Units: Branch

BLT – Branch if Less Than

Description:

This instruction branches to the target address if the contents of Ra is less than Rb, otherwise program execution continues with the next instruction. The values in Ra and Rb are treated as signed values. The target address is formed as the sum of Rc and a displacement. If Rc is x63 then the program counter value is used.

Formats Supported: BR

63 50	4948	47 44	43 40	39 32	31 24	23 16	15 8	7 0
Displacement ₂₀₇	U_2	Sz_4	Disp ₆₃	Rc_8	Rb_8	Ra_8	Rt_8	$48h_8$

Operation:

```
Rt = IP + 8 If (Ra < Rb) PC = Rc + Displacement
```

Execution Units: Branch


Exceptions: none

BLTU – Branch if Less Than Unsigned

Description:

This instruction branches to the target address if the contents of Ra is less than Rb, otherwise program execution continues with the next instruction. The values in Ra and Rb are treated as unsigned values. The target address is formed as the sum of Rc and a displacement. If Rc is x63 then the program counter value is used.

Formats Supported: BR



Operation:

$$Rt = IP + 8$$

$$If (Ra < Rb)$$

$$PC = Rc + Displacement$$

Execution Units: Branch

BRA – Unconditional Branch

Description:

This instruction is an alternate mnemonic for the **BEQ** instruction.

Formats Supported: BR

Flags Affected: none

Operation:

Rt = IP + 8

IP = Rc + Displacement

Execution Units: Branch

Exceptions: none

Notes:

CHK – Check Register Against Bounds

Description:

A register is compared to two values. If the register is outside of the bounds then an exception will occur.

Instruction Format: RI

Cn₂ Interpretation

- $0 ext{Rs} \leq Ra \leq Constant$
- 1 $Rs < Ra \le Constant$
- $2 ext{Rs} \ll \text{Ra} \ll \text{Constant}$
- 3 Rs < Ra < Constant

Instruction Format: S3

59 58 56 55 48 47 44 4341 40 39 32 31 24 23 16 15 8 7 (
$$\sim$$
 Rm₃ Func₈ Cn₄ m₃ z Rc₈ Rb₈ Ra₈ \sim ₈ 03h₈

Supported Formats: .0

Clock Cycles: 1

Execution Units: Integer ALU, Float, Decimal Float, Posit

Exceptions: bounds check

Notes:

The system exception handler will typically transfer processing back to a local exception handler.

JAL – Jump and Link

Description:

This instruction may be used to both call a subroutine and return from it. The address of the instruction after the JAL is stored in the specified return address register (Rt) then a jump to the address specified in the instruction plus an index register value is made. The address range is 39 bits or 512GB.

The return address register is assumed to be x1 if not otherwise specified. The JAL instruction does not require space in branch predictor tables.

If x63 is specified for Ra then the current instruction pointer value is used.

Note the branch instructions may also be used to return from a subroutine.

Formats Supported: JAL

Flags Affected: none

Operation:

$$Rt = IP + Cnst_6 * 8$$

$$IP = IP + displacement$$

$$Else$$

$$IP = Ra + Displacement$$

Execution Units: Branch

Exceptions: none

Notes:

JMP – Jump

Description:

This instruction is an alternate mnemonic for the <u>JAL</u> instruction. It may be used to jump directly to a specific address. The address range is 39 bits or 512GB.

The return address register is assumed to be x0 (discarding the return address). The JMP instruction does not require space in branch predictor tables.

If r63 is specified for Ra then the current instruction pointer value is used.

Formats Supported: JAL

Flags Affected: none

Operation:

 $IF = IP + displacement \\ Else \\ IP = Ra + Displacement$

Execution Units: Branch

Exceptions: none

Notes:

RET – Return from Subroutine

Description:

This instruction is an alternate mnemonic for the <u>JAL</u> instruction. Register Ra is assumed to be x1 and register Rt is assumed to be x0. The constant is assumed to be zero.

Formats Supported: JAL

Flags Affected: none

Operation:

Execution Units: Branch

Exceptions: an unimplemented instruction exception may occur if a vector register is specified.

Notes:

Return address prediction hardware may make use of the RET instruction.

BRK – Break

Description:

This instruction initiates the processor debug routine. The processor enters debug mode. The cause code register is set to the value specified in the instruction. Interrupts are disabled. The instruction pointer is reset to the contents of tvec[4] and instructions begin executing. There should be a jump instruction placed at the break vector location. The address of the BRK instruction is stored in the EIP register.

Formats Supported: BRK

Operation:

```
\begin{split} PMSTACK &= (PMSTACK << 4) \mid 10 \\ CAUSE &= Const_8 \\ EIP &= IP \\ IP &= tvec[4] \end{split}
```

Execution Units: Branch

Clock Cycles:

Exceptions: none

Notes:

CSRx – Control and Special / Status Access

Description:

The CSR instruction group provides access to control and status registers in the core. For the read operation the current value of the CSR is placed in the target register Rt.

Instruction Format: CSR

59 5856 55 48 47 44 4341 40 39 24 23 16 15 8 7 0
$$\sim$$
 Op₃ OFh₈ Sz₄ m₃ z Regno₁₆ Ra₈ Rt₈ 44h₈

Op ₃		Operation
0	CSRR	Only read the CSR, no update takes place, Ra should be R0.
1	CSRW	Write to CSR
2	CSRS	Set CSR bits
3	CSRC	Clear CSR bits
4 to 7		reserved

CSRS and CSRC operations are only valid on registers that support the capability.

The Regno_[15..12] field is reserved to specify the operating mode. Note that registers cannot be accessed by a lower operating mode.

Execution Units: Integer, the instruction may be available on only a single execution unit (not supported on all available integer units).

Clock Cycles: 1

Exceptions: privilege violation attempting to access registers outside of those allowed for the operating mode.

PFI – Poll for Interrupt

Description:

The poll for interrupt instruction polls the interrupt status lines and performs an interrupt service if an interrupt is present. Otherwise, the PFI instruction is treated as a NOP operation. Polling for interrupts is performed by managed code. PFI provides a means to process interrupts at specific points in running software.

Instruction Format:

6361	60 58	57	50	4948	47 44	4341	40	39 32	31 24	23 16	15 8	7 0
~3	Op_3	??	h_8	U_2	Sz_4	m_3	Z	0_8	0_8	0_8	0_8	$44h_8$
Clock (Cycles:											

Execution Units: Branch

REX – Redirect Exception

Description:

This instruction redirects an exception from an operating mode to a lower operating mode. This instruction if successful jumps to the target exception handler and does not return. If this instruction fails execution will continue with the next instruction.

This instruction may fail if exceptions are not enabled at the target level.

The location of the target exception handler is found in the trap vector register for that operating mode (tvec[xx]).

The cause (cause) and bad address (badaddr) registers of the originating mode are copied to the corresponding registers in the target mode.

Instruction Format: REX

```
^{59} ^{58} ^{56} ^{55} ^{48} ^{47} ^{44} ^{4341} ^{40} ^{39} ^{32} ^{31} ^{24} ^{23} ^{16} ^{15} ^{8} ^{7} ^{0} ^{\sim} ^{8} ^{16} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15} ^{15}
```

Tm_3	
0	redirect to user mode
1	redirect to supervisor mode
2	redirect to hypervisor mode
3	redirect to machine mode
3	realiset to machine mode
4	
4 to 7	not used

Clock Cycles: 4

Execution Units: Branch

Example:

```
REX 1 ; redirect to supervisor handler
; If the redirection failed, exceptions were likely disabled at the target level.
; Continue processing so the target level may complete its operation.

RTE ; redirection failed (exceptions disabled ?)
```

Notes:

Since all exceptions are initially handled in debug mode the debug handler must check for disabled lower mode exceptions.

RTE – Return from Exception

Description:

Restore the previous interrupt enable setting and operating level and transfer program execution back to the address in the exception address register (EIP). One of sixty-four semaphore registers specified by the Rb field of the instruction may also be cleared. Semaphore register zero is always cleared by this instruction.

This instruction may be encoded to return a short distance past the exception address point. This may be useful to return to the next instruction or return to a point past inline parameters. The Ra field specifies a return offset in terms of instruction words.

There is really only a single instruction to return from any mode for an exception. Although there are several additional mnemonics.

Instruction Format:

```
23 16
6361
     60 58
           57 50
                    4948 47 44 4341 40
                                          39 32
                                                    31 24
                                                                       15 8
            13h_8
                    U_2 Sz_4
                                                    Rb_8
                                                              Ra_8
                                                                                  44h_8
     Op_3
                               m_3 z 0_8
                                                                        Rt_8
~3
```

Flags Affected: none

Operation:

```
PMSTACK = PMSTACK >> 4
Semaphore[0] = 0
Semaphore[Rb] = 0
IP = EIP + Ra
```

Execution Units: Branch

Clock Cycles:

Exceptions: none

Notes:

Description:

All instructions for a particular unit before the SYNC are completed and committed to the architectural state before instructions of the unit type after the SYNC are issued. This instruction is used to ensure that the machine state is valid before subsequent instructions are executed.

Instruction Format:

									23 16 Ra ₈		
~3	UD3	? ?N8	U2	SZ4	III3	Z	KC ₈	KD ₈	Kas	Klջ	44N ₈

TLBRW - Read / Write TLB

Description:

This instruction both reads and writes the TLB. Which translation entry to update comes from the value in Rs1. The update value comes from the value in Rs2. Rs2 contains the virtual page number, ASID, and physical page number. The current value of the entry selected by Rs1 is copied to Rd. The TLB will be written only if bit 63 of Rs1 is set.

The entry number for Rs1 comes from virtual address bits 14 to 23.

Page numbers are in terms of a 16kB page size.

Instruction Format:

6361 60 58 57 50 4948 47 44 4341 40 39 32 31 24 23 16 15 8 U_2 Sz_4 m_3 z $44h_8$ ~3 Op_3 $1Eh_8$ 0_{8} 0_{8} Ras Rt₈ **Clock Cycles: 5**

Execution Units: Memory

Rs1 Value Format

63	62	12	11	10	9		0	
W		~	W	ay		entry no		ĺ

Rs2/Rd Value Format

63	56	55	54	53	52	48	47		32	31	20	19		0	
AS	ID	G	D	Α	UCR	RWX		VPN			~		PPN		ı

Bits		Meaning							
0 to 19	PPN	Physical page number							
20 to 31	~	reserved (expansion of physical page number)							
32 to 49	VPN	Virtual page number high address order bits 24 to 39							
48	X	1 = page is executable	These three combined indicate						
49	W	1 = page is writeable	1 C						
50	R	1 = page is readable							
51	C	1 = page is cachable							
52	U	reserved for system usage							
53	A	Accessed, set if translation was u	sed						
54	D	Dirty, set if a write occurred to the	ne page						
55	G	Global, global translation indicat	or						
56 to 63	ASID	ASID address space identifier							

Instruction Format: OSR2

Vector Specific Instructions

Arithmetic / Logical

V2BITS

Synopsis

Convert Boolean vector to bits.

Description

The least significant bit of each vector element is copied to the corresponding bit in the target register. The target register is a scalar register.

Instruction Format

```
63 61
      6058
                          47 44
                                         39
                                            32
                                                  31 24
                                                            23 16
                                                                     15 8
                                4341 40
      Rm_3
             0Ch_8
                     U_2
                                               21h_8
                                                            Ra_8
                                                                      Rt_8
                                                                               03h_8
                                m_3
                                    Z
```

Operation

```
For x = 0 to VL-1 if (Vm[x]) Rt[x] = Va[x].LSB else \ if \ (z) Rt[x] = 0
```

VACC - Accumulate

Synopsis

Register accumulation. Rt = Va + Rb

Description

A vector register (Va) and scalar register (Rb) are added together and placed in the target scalar register Rt. Rb and Rt may be the same register which results in an accumulation of the values in the register.

Instruction Format: V2

Operation

for
$$x = 0$$
 to $VL - 1$

if
$$(Vm[x]) Rt = Va[x] + Rb$$

Example

ldi x1,#0 ; clear results

vfmul.s v1,v2,v3; multiply inputs (v2) times weights (v3)

vfacc.s x1,v1,x1 ; accumulate results

fadd.s x1,x1,x2 ; add bias (r2 = bias amount)

fsigmoid.s x1,x1 ; compute sigmoid

VBITS2V

Synopsis

Convert bits to Boolean vector.

Description

Bits from a general register are copied to the corresponding vector target register.

Operation

For
$$x = 0$$
 to VL-1
$$if (Vm[x]) Vt[x] = Ra[x]$$

VCIDX – Compress Index

Synopsis

Vector compression.

Description

A value in a register Ra is multiplied by the element number and copied to elements of vector register Vt guided by a vector mask register.

Operation

$$y = 0$$
 for $x = 0$ to $VL - 1$
$$if (Vm[x])$$

$$Vt[y] = Ra * x$$

$$y = y + 1$$

VCMPRSS – Compress Vector

Synopsis

Vector compression.

Description

Selected elements from vector register Va are copied to elements of vector register Vt guided by a vector mask register.

Operation

$$y = 0$$
 for $x = 0$ to $VL - 1$
$$if (Vm[x])$$

$$Vt[y] = Va[x]$$

$$y = y + 1$$

VEINS / VMOVSV – Vector Element Insert

Synopsis

Vector element insert.

Description

A general-purpose register Rb is transferred into one element of a vector register Vt. The element to insert is identified by Ra.

Operation

Vt[Ra] = Rb

VEX / VMOVS – Vector Element Extract

Synopsis

Vector element extract.

Description

A vector register element from Vb is transferred into a general-purpose register Rt. The element to extract is identified by Ra.

Operation

Rt = Vb[Ra]

VSCAN

Synopsis

.

Description

Elements of Vt are set to the cumulative sum of a value in register Ra. The summation is guided by a vector mask register.

Operation

```
sum = 0 for x = 0 to VL - 1 Vt[x] = sum if (Vm[x]) sum = sum + Ra
```

VSHLV – Shift Vector Left

Synopsis

Vector shift left.

Description

Elements of the vector are transferred upwards to the next element position. The first is loaded with the value zero. This is also called a slide operation.

Operation

For
$$x = VL-1$$
 to Amt
$$Vt[x] = Va[x-amt]$$
 For $x = Amt-1$ to 0
$$Vt[x] = 0$$

VSHRV – Shift Vector Right

Synopsis

Vector shift right.

Description

Elements of the vector are transferred downwards to the next element position. The last is loaded with the value zero. This is also called a slide operation.

Operation

For
$$x = 0$$
 to VL-Amt
$$Vt[x] = Va[x+amt]$$
 For $x = VL-Amt+1$ to VL-1
$$Vt[x] = 0$$

Memory Operations

CVLDx – Compressed Vector Load

Description:

Formats Supported:

Stridden Form

```
63
                           4948
                                 47 44
                                                          39
                                                                 32
                                                                        31 24
                                                                                     23 16
                                                                                                 15 8
      Const<sub>21..8</sub>
                            U_2
                                    Sz_4
                                             m_3
                                                     Z
                                                          Const<sub>7..0</sub>
                                                                         Rb_8
                                                                                      Ras
                                                                                                   Rt_8
                                                                                                               65h_8
```

Data is loaded from memory locations beginning at the sum of Ra and a constant and separated by the stride amount in the stride register Rb. Rb may also be a constant in the range -62 to 63. If Rb = -63 then the Sz_4 field is used to determine the stride.

Operation:

```
y = 0
for x = 0 to vector length
        if Rb is a constant
                if Rb = -63
                         stride = Sz4
                else
                         stride = Rb
        else
                stride = [Rb]
        n = stride * y
        if (Vm[x])
                Vt[y] = Memory[d+Ra + n]
                y = y + 1
for y = y to vector length
        Vt[y] = z ? 0 : Vt[y]
n = 0
```

If the vector mask bit is clear and the 'z' bit is set in the instruction then the corresponding element of the vector register is loaded with zero. If the vector mask bit is clear and the 'z' bit is clear in the instruction then the corresponding element of the vector register is left unchanged (no value is loaded from memory).

Elements are loaded only up to the length specified in the vector length register.

```
Vm[x] z Result
```

Operation:

```
\begin{split} n &= 0 \\ y &= 0 \\ \text{for } x &= 0 \text{ to vector length} \\ &\quad \text{if } (Vm[x]) \\ &\quad Vt[y] = Memory[d+Ra+n] \\ &\quad n = n + size of \text{ precision} \\ &\quad y = y+1 \\ \text{for } y = y \text{ to vector length} \\ &\quad Vt[y] = z ? 0 : Vt[y] \end{split}
```

Indexed Form

Data is loaded from memory addresses beginning with the sum of Ra and a vector element from Vb.

Operation:

```
\begin{aligned} y &= 0 \\ \text{for } x &= 0 \text{ to vector length} \\ &\quad \text{if } (Vm[x]) \\ &\quad Vt[y] &= Memory[d + Ra + Vb[x]] \\ &\quad y &= y + 1 \\ \text{for } y &= y \text{ to vector length} \\ &\quad Vt[y] &= z ? 0 : Vt[y] \end{aligned}
```

CVSTx – Compressed Vector Store

Description:

Formats Supported:

Register Indirect with Displacement

Data is stored to consecutive memory addresses beginning with the sum of Ra and an immediate

Elements are stored only up to the length specified in the vector length register.

```
4140
                    39 36
                             35 33
                                                                              19 14
                                     32
                                            31
                                                                               Ra_6
                                                                                                    1
                                                                                                           74h_7
Const<sub>6</sub>
             U_2
                     Sz_4
                                                    Constant<sub>12</sub>
                                                                                          V_{S_6}
                              m_3
Vm[x]
                     Result
              \mathbf{Z}
   1
              0
                     memory = Vs[x]
   1
                     memory = Vs[x], Vs[x] = 0
```

Operation:

```
\begin{split} n &= 0 \\ \text{for } x &= 0 \text{ to vector length} \\ &\quad \text{if } (Vm[x]) \\ &\quad \text{Memory}[d + Ra + n] = Vs[x] \\ &\quad \text{if } (z) \ Vs[x] = 0 \\ &\quad n = n + \text{sizeof precision} \end{split}
```

Stridden Form

The stridden form works much the same as the register indirect form except that data is stored to memory locations separated by the stride amount in the stride register.

```
4140
                                                                           25 20
                                                                                         19 14
                      39 36
                                  35 33
                                             32
                                                       31
                                                                26
                                                                                                        13 8
                                                                                                                   1 75h<sub>7</sub>
Const<sub>6</sub>
              U_2
                       Sz_4
                                   m_3
                                             \mathbf{Z}
                                                        Const<sub>6</sub>
                                                                             Rb_6
                                                                                           Ra_6
                                                                                                         V_{S_6}
```

Operation:

```
y = 0 for x = 0 to vector length n = Rb * y if (Vm[x]) Memory[d+Ra + n] = Vs[x] if (z) Vs[x] = 0 y = y + 1
```

Indexed Form

Data is stored to memory addresses beginning with the sum of Ra and a vector element from Vb.

Operation:

```
\begin{aligned} y &= 0 \\ \text{for } x &= 0 \text{ to vector length} \\ &\quad \text{if } (Vm[x]) \\ &\quad \text{Memory}[d + Ra + Vb[y]] = Vs[x] \\ &\quad \text{if } (z) \ Vs[x] = 0 \\ &\quad y &= y + 1 \end{aligned}
```

Root Opcode Map

			ı				1	
	000	001	010	011	100	101	110	111
				ALU				
00000	BRK			{R3}	ADD	SUBF	MUL	
00001	AND	OR	EOR			{SET}	MULU	CSR
00010	DIV	DIVU	DIVSU			MULF	MULSU	PERM
00011	REM	REMU	BYTNDX	WYDNDX	{BTFLD}			
00100	REMSU	DIVR	CHK	U21NDX	SAND	SOR	SEQ	SNE
00101	SLT	SGT	SLTU	SGTU				
00110	MADD	MSUB	NMADD	NMSUB				FDP
00111	ADDSI	ANDSI	ORSI	XORSI	ASIIP			NOP
				Branch Unit				
01000	JAL				{SYS}			
					(~ - ~)			
01001	BLT	BGE	BLTU	BGEU	(222)		BEQ	BNE
01001 01010	BLT	BGE	BLTU	BGEU	(2.28)		BEQ	BNE
	BLT	BGE	BLTU	BGEU	(2.23)		BEQ	BNE
01010	BLT	BGE		BGEU Memory Unit			BEQ	BNE
01010	BLT	BGE					BEQ	BNE
01010 01011		BGE		Memory Unit				
01010 01011 01100	LDx	BGE		Memory Unit			CVLDS	CVLDVX

{SR3} Triadic Register Ops

	000	001	010	011	100	101	110	111
000	AND	OR	XOR		ADD	SUB		
001	NAND	NOR	XNOR		{R2}			
010	SLL				MIN	MAX		
011	PTRDIF							
100			CHK					
101								
110	BLEND							
111								

{SR2} Dyadic Register Ops

	000	001	010	011	100	101	110	111
000				BMM			MUL	
001					{R1}	MULF	MULU	MULH
010	DIV	DIVU	DIVSU	REM	REMU	REMSU	MULSU	PERM
011	DIF				MULF	MULSUH	MULUH	RGF
100							SEQ	SNE
101					SLT	SGE	SLTU	SGEU
110								
111								

{SR1} Monadic Register Ops

	000	001	010	011	100	101	110	111
00	CNTLZ	CNTLO	CNTPOP	COM	NOT	NEG		
01				TST				
10	PTRINC							
11								

{OSR2} System Ops

	000	001	010	011	100	101	110	111
00	LLAL	LLAH			LPAL	LPAH		
01	PUSHQ	POPQ	PEEKQ	STATQ	SETKEY	GCCLR		
10	REX	PFI	WAI	RTE				
11	SETTO	GETTO	GETZL		MVMAP	MVSEG	TLBRW	SYNC