# **ANY-1 Instruction Set**

© 2021 Robert Finch

## **Instruction Formats**

Immediate Format:

63 32	,	3130	2928	27 24	23 16	15 8	7 (	)
Constant <sub>32</sub>		~2	$U_2$	$Sz_4$	Ra <sub>8</sub>	Rt <sub>8</sub>	09h <sub>8</sub>	

### Register Format:

SR1 (one source register)

S	SK1 (one source register)														
	63 61	6058	57	50	4948	47 44	4341	40	39	32	31 24	23 16	15 8	7	0
	~3	$Rm_3$	01	$h_8$	$\mathbf{n}_{8}$ $\mathbf{U}_{2}$ $\mathbf{S}\mathbf{z}_{4}$ $\mathbf{m}_{3}$ $\mathbf{z}$		~	3	Func <sub>8</sub>	Ra <sub>8</sub>	$Rt_8$	03h <sub>8</sub>			
S	R2 (two	o source	e regis	ster)											
	63 61	60 58	57	50	4948	47 44	4341	40	39	32	31 24	23 16	15 8	7	0
	~3	$Rm_3$	01	$h_8$	$U_2$	$Sz_4$	$m_3$	Z	Fun	ıc <sub>8</sub>	$Rb_8$	$Ra_8$	$Rt_8$	031	$h_8$
S	R3 (thr	ee sour	ce reg	ister)	)										
			·												
	63 61	60 58	57	50	4948	47 44	4341	40	39	32	31 24	23 16	15 8	7	0
	~3	$\sim_3$ Rm <sub>3</sub> Func <sub>8</sub>		$1c_8$	$U_2$	$Sz_4$	$m_3$	Z	Ro	8	$Rb_8$	$Ra_8$	$Rt_8$	031	$h_8$
S	R4 (for	ır sourc	e regi	ster)											
	63 61	60 58	57	50	4948	47 44	4341	40	39	32	31 24	23 16	15 8	7	0

63 61	60 58	57 50	4948	47 44	4341	40	39 32	31 24	23 16	15 8	7 0
~3	Rm <sub>3</sub>	Rd <sub>8</sub>	$U_2$	Sz <sub>4</sub>	$m_3$	Z	Rc <sub>8</sub>	Rb <sub>8</sub>	Ra <sub>8</sub>	Rt <sub>8</sub>	03h <sub>8</sub>

z: 1 = zero vector element if mask bit clear, 0 = vector element unchanged (ignored for scalar ops)  $m_3$ : vector mask register (ignored for scalar operations).

Rm<sub>3</sub>: rounding mode

If any of Rt, Ra, Rb, Rc are vector registers, then the instruction is a vector instruction.

Rn <sub>8</sub>	
0 to 63	scalar registers
64 to 127	vector registers
128 to 255	Rn is a seven bit constant

$U_2$	Execution Unit	Qualifier
0	Integer	.int
1	Floating-point	.fp
2	Decimal floating-point	.dfp
3	Posit	.pos

$Sz_4$	Size	Qualifier	Alt Qualifier
0	byte	.b	
1	wyde	.w	
2	tetra	.t	.s (single)
3	octa	.0	.d (double)
4	hexi	.h	.q (quad)

8	SIMD byte	.bp	
9	SIMD wyde	.wp	
10	SIMD tetra	.tp	.sp
11	SIMD octa	.op	.dp
12	SIMD hexi	.hp	.qp

# **Example Instruction**

 $add.int.o\ x1,\!x2,\!x3,\!x0\quad; scalar\ add\ of\ integers\ x2,\!x3$ 

 $add.int.o\ v1, v2, v3, v0 \qquad ;\ vector\ add\ of\ integers\ v2, v3$ 

add.int.o v1,v2,v0,x4 ; vector add scalar integers v2,x4

 $add.fp.o\ v1, v2, v3, v0 \qquad ;\ vector\ add\ float-point\ double\ v2, v3$ 

# Instructions

# Arithmetic / Logical

# **ABS – Absolute Value**

## **Description:**

This instruction takes the absolute value of a register and places the result in a target register.

#### **Instruction Format: SR1**

63 61	6058	57	50 4	4948	47 44	4341	40	39 32	,	31 24	23 16	15 8	7 0
~3	$Rm_3$	01h <sub>8</sub>		$U_2$	$Sz_4$	$m_3$	Z	~8		$4_{8}$	Ra <sub>8</sub>	$Rt_8$	$03h_{8}$

## **Operation:**

$$If Ra < 0$$
 
$$Rt = -Ra$$
 
$$else$$
 
$$Rt = Ra$$

## Exceptions: none

#### **Notes:**

For sign-magnitude formats this instruction simply clears the MSB of the number. No rounding occurs.

# **ADD - Addition**

## **Description:**

Add two values. The first operand must be in a register. The second operand may be in a register or may be an immediate value specified in the instruction.

## **Operation:**

$$Rt = Ra + Imm$$

or

$$Rt = Ra + Rb + Rc$$

### **Vector Operation**

for 
$$x=0$$
 to VL - 1 
$$if \ (Vm[x]) \ Vt[x] = Va[x] + Vb[x] + Vc[x]$$
 else  $if \ (z) \ Vt[x] = 0$ 

### **Immediate Instruction Format**

63	32	3130	2928	27 24	23 16	15 8	7 0
Constant <sub>32</sub>		~2	$U_2$	Sz <sub>4</sub>	Ra <sub>8</sub>	Rt <sub>8</sub>	04h <sub>8</sub>

### **Register Instruction Format**

63 61	60 58	57	50	4948	47 44	4341	40	39 32	31 24	23 16	15 8	7 0
~3	$Rm_3$	48		$U_2$	$Sz_4$	$m_3$	Z	$Rc_8$	$Rb_8$	Ra <sub>8</sub>	$Rt_8$	03h <sub>8</sub>

# **ADDIS – Add Immediate Shifted**

### **Description**:

Perform an addition operation between operands. The immediate constant is shifted left by a multiple of 32 bits and sign extended to the left and zero extended to the right before use.

#### **Immediate Instruction Format**

63		32	3128	2724	23 16	15 8	7 0
	Constant <sub>32</sub>		$Fn_4$	Sh <sub>4</sub>	$Ra_8$	Rt <sub>8</sub>	Opcode <sub>8</sub>
63		32	3128	2724	23 16	15 8	7 0
	Constanta		4.	Sh	Rao	Rto	Oncode

### **Operation**

$$Rt = Ra + (Immediate << (32 * Sh))$$

# **AND – Bitwise And**

### **Description**:

Perform a bitwise 'and' operation between operands. The first operand must be in a register. The second operand may be in a register of may be an immediate value specified in the instruction. A third source operand must be in a register. The immediate constant is one extended before use.

#### **Immediate Instruction Format**

63	32	3130	2928	27 24	23 16	15 8	7 0	
Constant <sub>32</sub>		~2	~2	$Sz_4$	Ra <sub>8</sub>	Rt <sub>8</sub>	$08h_{8}$	

### **Register Instruction Format**

63 61	60 58	57	50	4948	47 44	4341	40	39	32	31	24	23	16	15	8	7	0	
~3	$Rm_3$	$8_8$	~	~2	$Sz_4$	$m_3$	Z	Ro	28	Rl	<b>)</b> 8	R	$a_8$	R	t <sub>8</sub>	03	$3h_8$	l

## **Operation:**

Rt = Ra & Imm

or

Rt = Ra & Rb & Rc

### **Vector Operation**

for 
$$x=0$$
 to VL - 1 
$$if \ (Vm[x]) \ Vt[x] = Va[x] \ \& \ Vb[x] \ \& \ Vc[x]$$
 else if (z)  $Vt[x] = 0$ 

# **ANDIS – Bitwise And Immediate Shifted**

### **Description**:

Perform a bitwise and operation between operands. The immediate constant is shifted left a multiple of 32 bits and one extended to the left and right before use.

#### **Immediate Instruction Format**

_ 63	32	3128	2724	23 16	15 8	7	0
Constant <sub>32</sub>		84	Sh <sub>4</sub>	Ra <sub>8</sub>	Rt <sub>8</sub>	Or	code <sub>8</sub>

## Operation

Rt = Ra & ((Immediate << (32\*Sh2)) | 0xFFFFFFF)

# **AUIPC – Add Upper Immediate to PC**

### **Description**:

This instruction forms the sum of the program counter and an immediate value shifted left 32 times. The result is then placed in the target register. The low order 32 bits of the target register are zeroed out.

#### **Instruction Format**

63	32	3128	2724	23 16	15 8	7	0
Constant <sub>32</sub>		$F_4$	$Sh_4$	63 <sub>8</sub>	$Rt_8$	Op	code <sub>8</sub>

Exceptions: none

# **BYTNDX** – Byte Index

#### **Description:**

This instruction searches Ra, which is treated as an array of eight bytes, for a byte value specified by Rb or an immediate value and places the index of the byte into the target register Rt. If the byte is not found -1 is placed in the target register. A common use would be to search for a null byte. The index result may vary from -1 to +7. The index of the first found byte is returned (closest to zero).

#### **Instruction Format: SR2**

	63 61	60 58	57 50	4948	47 44	4341	40	39 32	31 24	23 16	15 8	7 0
	$0_3$	$Rm_3$	~8	$0_2$	$Sz_4$	$m_3$	Z	~8	$Rb_8$	Ra <sub>8</sub>	Rt <sub>8</sub>	$1Ah_8$
,												
	63 61	60 58	57 50	4948	47 44	4341	40	39 32	31 24	23 16	15 8	7 0
	13	$Rm_3$	~8	$0_2$	$Sz_4$	$m_3$	Z	~8	Imm <sub>8</sub>	Ra <sub>8</sub>	Rt <sub>8</sub>	$1Ah_8$

R2 Supported Formats: .w, .t, .o

Clock Cycles: 1

**Execution Units:** Integer ALU

**Operation:** 

Rt = Index of (Rb in Ra)

# **CNTPOP – Count Population**

## **Description:**

Count the number of ones and place the count in the target register.

### **Vector Operation**

for 
$$x = 0$$
 to  $VL - 1$ 

if 
$$(Vm[x]) Vt[x] = popcnt(Va[x])$$

### **Instruction Format:**

63 61	6058	57	50	4948	47 44	4341	40	39 32	31 24	23 16	15 8	7 0
~3	$Rm_3$	18		$0_2$	$Sz_4$	$m_3$	Z	~8	28	Ra <sub>8</sub>	Rt <sub>8</sub>	03h <sub>8</sub>

**Execution Units:** integer ALU

# **EXT** – Extract Bitfield

### **Description**:

A bitfield is extracted from the source by shifting the source to the right and 'and' masking. The result is sign extended to the width of the machine. This instruction may be used to sign extend a value from an arbitrary bit position. The width specified should be one less than the desired width.

#### **Instruction Format**: BFR

63 61	60 58	57	50	4948	47 44	4341	40	39 3	2	31 24	23 16	15 8	7 0	
~3	Rm <sub>3</sub>	Func	C8	$0_2$	~4	$m_3$	Z	$Rc_8$		$Rb_8$	Ra <sub>8</sub>	Rt <sub>8</sub>	$03h_{8}$	

A bitfield in the source specified by Ra is extracted, the result is copied to the target register. Rb specifies the bit offset. Rc specifies the bit width.

**Execution Units:** Integer ALU

Exceptions: none

**Notes:** 

# **EXTU** – Extract Bitfield Unsigned

### **Description**:

A bitfield is extracted from the source by shifting the source to the right and 'and' masking. The result is zero extended to the width of the machine. This instruction may be used to zero extend a value from an arbitrary bit position. The width specified should be one less than the desired width.

#### **Instruction Format**: BFR

63 61	60 58	57	50	4948	47 44	4341	40	39 32	31 24	23 16	15 8	7 0
~3	Rm <sub>3</sub>	Fund	C8	$0_2$	~4	$m_3$	Z	$Rc_8$	$Rb_8$	Ra <sub>8</sub>	Rt <sub>8</sub>	03h <sub>8</sub>

A bitfield in the source specified by Ra is extracted, the result is copied to the target register. Rb specifies the bit offset. Rc specifies the bit width.

**Execution Units:** Integer ALU

Exceptions: none

**Notes:** 

# MAX - Maximum Value

### **Description:**

Determines the maximum of three values in registers Ra, Rb, Rc and places the result in the target register Rt.

#### **Instruction Format**

63 61	60 58	57	50	4948	47 44	4341	40	39 32	31	24	23 16	15 8	7	0
~3	Rm <sub>3</sub>	Fun	C8	$U_2$	Sz <sub>4</sub>	m <sub>3</sub>	Z	Rc <sub>8</sub>	I	$Rb_8$	Ra <sub>8</sub>	Rt <sub>8</sub>	03h	18

### **Operation:**

$$IF \ Ra > Rb \ and \ Ra > Rc$$
 
$$Rt = Ra$$
 
$$else \ if \ Rb > Rc$$
 
$$Rt = Rb$$
 
$$else$$
 
$$Rt = Rc$$

# MIN - Minimum Value

### **Description:**

Determines the minimum of three values in registers Ra, Rb, Rc and places the result in the target register Rt.

### **Instruction Format**

63 61	60 58	57 50	4948	47 44	4341	40	39 32	31 24	23 16	15 8	7 0
~3	Rm <sub>3</sub>	Func <sub>8</sub>	$U_2$	$Sz_4$	$m_3$	Z	Rc <sub>8</sub>	Rb <sub>8</sub>	Ra <sub>8</sub>	Rt <sub>8</sub>	03h <sub>8</sub>

$$IF \ Ra < Rb \ and \ Ra < Rc$$
 
$$Rt = Ra$$
 
$$else \ if \ Rb < Rc$$
 
$$Rt = Rb$$
 
$$else$$
 
$$Rt = Rc$$

# **MUL – Signed Multiply**

### **Description**:

Multiply two values. The first operand must be in a register. The second operand may be in a register or may be an immediate value specified in the instruction. Both the operands are treated as signed values, the result is a signed result.

### **Vector Operation**

for x = 0 to VL - 1

if (Vm[x]) Vt[x] = Va[x] \* Vb[x]

Exceptions: multiply overflow, if enabled

# **MULF – Fast Unsigned Multiply**

### **Description**:

Multiply two values. The first operand must be in a register. The second operand may be in a register or may be an immediate value specified in the instruction. Both the operands are treated as unsigned values. The result is an unsigned result. The fast multiply multiplies only the low order 24 bits of the first operand times the low order 16 bits of the second. The result is a 40-bit unsigned product.

Exceptions: none

# **MUX – Multiplex**

#### **Description**:

The MUX instruction performs a bit-by-bit copy of a bit of Rb to the target register if the corresponding bit in Ra is set, or a copy of a bit from Rc if the corresponding bit in Ra is clear.

#### **Instruction Format**

63 61	60 58	57 50	4948	47 44	4341	40	39 32	31 24	23 16	15 8	7 0
~3	$Rm_3$	$1Bh_8$	$0_2$	$Sz_4$	$m_3$	Z	Rc <sub>8</sub>	$Rb_8$	Ra <sub>8</sub>	Rt <sub>8</sub>	03h <sub>8</sub>

Exceptions: none

**Execution Units:** integer ALU

# **NEG - Negate**

## **Description:**

This is an alternate mnemonic for the SUB instruction where the first register operand is R0.

## **Vector Operation**

for 
$$x=0$$
 to VL-1 
$$if\left(Vm[x]\right)\,Vt[x]=R0\text{ - }Va[x]$$

# NOT – Logical Not

## **Description:**

This instruction takes the logical 'not' value of a register and places the result in a target register. If the source register contains a non-zero value, then a zero is loaded into the target. Otherwise, if the source register contains a zero a one is loaded into the target register.

### **Register Instruction Format**

_	47	42	4140	39 36	35 33	32	31 26	25 20	19 14	13 8	7	6 0
	01	$h_6$	$0_2$	$Sz_4$	~3	~	<b>~</b> <sub>6</sub>	$05h_6$	$Ra_6$	$Rt_6$	0	$03h_{7}$

## **Operation:**

Rt = !Ra

# OR – Bitwise Or

## **Description**:

Perform a bitwise or operation between operands. The immediate constant is zero extended before use.

#### **Immediate Instruction Format**

63 32	3130	2928	27 24	23 16	15 8	7 0
Constant <sub>32</sub>	~2	$0_2$	Sz <sub>4</sub>	Ra <sub>8</sub>	Rt <sub>8</sub>	09h <sub>8</sub>

## **Register Instruction Format**

63 61	60 58	57 50	4948	47 44	4341	40	39 32	31 24	23 16	15 8	7 0
~3	$Rm_3$	09h <sub>8</sub>	$0_2$	$Sz_4$	$m_3$	Z	$Rc_8$	$Rb_8$	Ra <sub>8</sub>	Rt <sub>8</sub>	03h <sub>8</sub>

### Operation

 $Rt = Ra \mid Immediate$ 

OR

 $Rt = Ra \mid Rb \mid Rc$ 

### **Vector Operation**

for 
$$x = 0$$
 to VL-1

if 
$$(Vm[x])$$
  $Vt[x] = Va[x] | Vb[x] | Vc[x]$ 

# **ORIS – Bitwise Or Immediate Shifted**

## **Description**:

Perform a bitwise or operation between operands. The immediate constant is shifted left a multiple of 32 bits and zero extended to the left and right before use.

#### **Immediate Instruction Format**

_ 63	32	3128	2724	23 16	15 8	7	0
Constant <sub>32</sub>		94	Sh <sub>4</sub>	Ra <sub>8</sub>	Rt <sub>8</sub>	Op	code <sub>8</sub>

## Operation

 $Rt = Ra \mid (Immediate << (32 * Sh2))$ 

# SEQ – Set if Equal

### **Description:**

The set instruction places a 1 or 0 in the target register based on the relationship between the two source operands. If operand Ra is equal to a second operand in register (Rb) or an immediate constant then the target register is set to a one, otherwise the target register is set to a zero.

For floating-point operations positive and negative zero are considered equal.

If a vector operation is taking place then the target register is one of the vector mask registers.

#### **Immediate Instruction Format**

63 32	3130	2928	27 24	23 16	15 8	7 0	
Constant <sub>32</sub>	~2	$U_2$	$Sz_4$	Ra <sub>8</sub>	Rt <sub>8</sub>	26h <sub>8</sub>	1

#### **Register Instruction Format**

63 61	60 58	57 50	4948	47 44	4341	40	39 32	31 24	23 16	15 8	7 0
~3	Rm <sub>3</sub>	26h <sub>8</sub>	$U_2$	$Sz_4$	$m_3$	Z	~8	$Rb_8$	Ra <sub>8</sub>	Rt <sub>8</sub>	$03h_{8}$

# SGE – Set if Greater Than or Equal

#### **Description:**

The set instruction places a 1 or 0 in the target register based on the relationship between the two source operands. If operand Ra is greater than or equal to a second operand in register (Rb) then the target register is set to a one, otherwise the target register is set to a zero. The operands are treated as signed values.

There is no immediate form to this instruction. An immediate equivalent may be achieved using the SGT instruction and adjusting the constant by one.

# SGEU – Set if Greater Than or Equal Unsigned

#### **Description:**

The set instruction places a 1 or 0 in the target register based on the relationship between the two source operands. If operand Ra is greater than or equal to a second operand in register (Rb) then the target register is set to a one, otherwise the target register is set to a zero. The operands are treated as signed values.

There is no immediate form to this instruction. An immediate equivalent may be achieved using the SGTU instruction and adjusting the constant by one.

# SGT – Set if Greater Than

### **Description:**

The set instruction places a 1 or 0 in the target register based on the relationship between the two source operands. If operand Ra is greater than a second operand which is a constant supplied in the instruction, then the target register is set to a one, otherwise the target register is set to a zero. The operands are treated as signed values.

There is no register form of this instruction. The register equivalent operation may be performed using the SLT instruction and swapping the registers.

# SGTU – Set if Greater Than Unsigned

### **Description:**

The set instruction places a 1 or 0 in the target register based on the relationship between the two source operands. If operand Ra is greater than a second operand which is a constant supplied in the instruction, then the target register is set to a one, otherwise the target register is set to a zero. The operands are treated as signed values.

There is no register form of this instruction. The register equivalent operation may be performed using the SLTU instruction and swapping the registers.

# SIGN - Sign

### **Synopsis**

Take sign of value. Rt = Ra < 0 ? -1 : Ra = 0 ? 0 : 1

#### **Description**

The sign of a register is placed in the target register Rt.

### **Vector Operation**

```
for x = 0 to VL - 1 if \ (Vm[x]) \ Vt[x] = Va[x] < 0 \ ? -1 : Va[x] = 0 \ ? \ 0 : 1
```

# **SLL –Shift Left Logical**

### **Description**:

Left shift one operand value by a second operand value and place the result in the target register. Zeros are shifted into the least significant bits. The first operand must be in a register specified by the Ra field of the instruction. The second operand may be either a register specified by the Rb field of the instruction, or an immediate value.

#### Formats Supported: SR2

63 61	60 58	57	50	4948	47 44	4341	40	39 3	2	31 24	23	16	15	8	7	0
~3	$Rm_3$	02h	.8	$U_2$	$Sz_4$	m <sub>3</sub>	Z	Func	8	$Rb_8$	R	a <sub>8</sub>	R	t <sub>8</sub>	03	$h_8$

Operation Size: .o, .t, .w, .b

**Execution Units: ALU** 

Exceptions: none

**Example:** 

## SLT – Set if Less Than

### **Description:**

The set instruction places a 1 or 0 in the target register based on the relationship between the two source operands. If operand Ra is less than a second operand in either a register (Rb) or a constant supplied in the instruction, then the target register is set to a one, otherwise the target register is set to a zero. The operands are treated as signed values.

The register form of the instruction may also be used to test for greater than by swapping the operands around.

# **SLE – Set if Less Than or Equal**

### **Description:**

The set instruction places a 1 or 0 in the target register based on the relationship between the two source operands. If operand Ra is less than or equal to a second operand in register (Rb) then the target register is set to a one, otherwise the target register is set to a zero. The operands are treated as signed values.

There is no immediate form to this instruction. An immediate equivalent may be achieved using the SLT instruction and adjusting the constant by one.

# **SLEU – Set if Less Than or Equal**

#### **Description:**

The set instruction places a 1 or 0 in the target register based on the relationship between the two source operands. If operand Ra is less than or equal to a second operand in register (Rb) then the target register is set to a one, otherwise the target register is set to a zero. The operands are treated as unsigned values.

There is no immediate form to this instruction. An immediate equivalent may be achieved using the SLTU instruction and adjusting the constant by one.

# **SLTU – Set if Less Than Unsigned**

### **Description:**

The set instruction places a 1 or 0 in the target register based on the relationship between the two source operands. If operand Ra is less than a second operand in either a register (Rb) or a constant supplied in the instruction, then the target register is set to a one, otherwise the target register is set to a zero. The operands are treated as unsigned values.

The register form of the instruction may also be used to test for greater than by swapping the operands around.

# **SNE – Set if Not Equal**

### **Description:**

The set instruction places a 1 or 0 in the target register based on the relationship between the two source operands. If operand Ra is not equal to a second operand in register (Rb) or an immediate constant then the target register is set to a one, otherwise the target register is set to a zero.

For floating-point operations positive and negative zero are considered equal.

# **SUB - Subtract**

#### **Description:**

Subtract two values. Both operands must be in a register.

## **Vector Operation**

for 
$$x = 0$$
 to  $VL - 1$  
$$if (Vm[x]) \ Vt[x] = Va[x] - Vb[x]$$

# **SUBF – Subtract From**

## **Description:**

Subtract two values. The first operand must be in a register. The second operand must be an immediate value specified in the instruction. There is no register form for this instruction.

#### **Immediate Instruction Format**

_ 55	22	21 15	14 8	7 0
Constant <sub>34</sub>		Ra <sub>7</sub>	Rt <sub>7</sub>	05h <sub>8</sub>

### **Operation:**

Rt = Imm - Ra

# **U21NDX – UTF21 Index**

### **Description:**

This instruction searches Ra, which is treated as an array of three UTF21 values, for a value specified by Rb or an immediate value and places the index of the value into the target register Rt. If the UTF21 value is not found -1 is placed in the target register. A common use would be to search for a null. The index result may vary from -1 to +2. The index of the first found value is returned (closest to zero).

#### **Instruction Format: SR2**

63 61	60 58	57 5	4948	47 44	4341	40	39 32	31 24	23 16	15 8	7 0
$0_{3}$	Rm <sub>3</sub>	~8	$0_2$	$Sz_4$	$m_3$	Z	~8	$Rb_8$	Ra <sub>8</sub>	Rt <sub>8</sub>	23h <sub>8</sub>

63 61	60 58	57 50	4948	47 44	4341	40	39	24	23 16	15 8	7 0	
13	$Rm_3$	Imm <sub>2316</sub>	$0_2$	$Sz_4$	$m_3$	Z	Imm <sub>150</sub>		$Ra_8$	$Rt_8$	23h <sub>8</sub>	

R2 Supported Formats: .t, .o

**Clock Cycles:** 1

**Execution Units:** Integer ALU

**Operation:** 

Rt = Index of (Rb in Ra)

# WYDNDX – Wyde Index

### **Description:**

This instruction searches Ra, which is treated as an array of four wydes, for a wyde value specified by Rb or an immediate value and places the index of the wyde into the target register Rt. If the wyde is not found -1 is placed in the target register. A common use would be to search for a null wyde. The index result may vary from -1 to +3. The index of the first found wyde is returned (closest to zero).

#### **Instruction Format: SR2**

63 61	60 58	57 50	4948	47 44	4341	40	39 32	31 24	23 16	15 8	7 0
$0_{3}$	Rm <sub>3</sub>	~8	$0_2$	$Sz_4$	$m_3$	Z	~8	$Rb_8$	Ra <sub>8</sub>	Rt <sub>8</sub>	$1Bh_8$

_	63 61	60 58	57	50	4948	47 44	4341	40	39	24	23 16	15 8	7 0	
	13	Rm <sub>3</sub>	~8		$0_2$	$Sz_4$	$m_3$	Z	$Imm_{16}$		Ra <sub>8</sub>	$Rt_8$	$1Bh_8$	

R2 Supported Formats: .t, .o

**Clock Cycles:** 1

**Execution Units:** Integer ALU

**Operation:** 

Rt = Index of (Rb in Ra)

# **XOR – Bitwise Exclusive Or**

### **Description:**

Perform a bitwise exclusive or operation between operands. The first operand must be in a register. The second operand may be a register or immediate value. A third operand must be in a register. The immediate constant is zero extended before use.

#### **Immediate Instruction Format**

_ 63	32	3130	2928	27 24	23 16	15 8	7 0	
Constant <sub>32</sub>		~2	$0_2$	$Sz_4$	Ra <sub>8</sub>	Rt <sub>8</sub>	$0Ah_8$	

### **Register Instruction Format**

63 6	1 60 58	57	50	4948	47 44	4341	40	39	32	31	24	23	16	15	8	7	0
~3	Rm <sub>3</sub>	0Ah	18	$0_2$	$Sz_4$	$m_3$	Z	Ro	8	Rt	<b>)</b> 8	R	$a_8$	R	t <sub>8</sub>	03	$3h_8$

## Operation

Rt = Ra ^ Immediate

OR

 $Rt = Ra \wedge Rb \wedge Rc$ 

### **Vector Operation**

for 
$$x = 0$$
 to VL-1

if 
$$(Vm[x]) Vt[x] = Va[x] \wedge Vb[x] \wedge Vc[x]$$

# **Memory Operations**

# LDB - Load Byte (8 bits)

### **Description**:

Data is loaded from the memory address which is the sum of Ra and an immediate value or the sum of Ra and Rb times a scale. The value loaded is sign extended from bit 7 to the machine width.

Formats Supported: RR,RI

#### **Operation:**

```
\label{eq:Rd} \begin{split} Rd &= Memory_8[d+Ra] \\ or \\ Rd &= Memory_8[Ra+Rb*Sc] \end{split}
```

Exceptions: none

# LDBZ – Load Byte, Zero Extend (8 bits)

### **Description**:

Data is loaded from the memory address which is the sum of Ra and an immediate value or the sum of Ra and Rb times a scale. The value loaded is zero extended from bit 8 to the machine width.

Formats Supported: RR,RI

#### **Operation:**

```
\begin{aligned} Rd &= Memory_8[d+Ra] \\ or \\ Rd &= Memory_8[Ra+Rb*Sc] \end{aligned}
```

# LDO – Load Octa (64 bits)

## **Description**:

Data is loaded into Rt from the memory address which is the sum of Ra and an immediate value or the sum of Ra and Rb scaled.

Formats Supported: RR,RI

### **Operation:**

 $Rt = Memory_{64}[d+Ra]$ 

or

 $Rt = Memory_{64}[Ra+Rb*Sc]$ 

**Execution Units**: Mem

# LDT – Load Tetra (32 bits)

### **Description**:

Data is loaded from the memory address which is the sum of Ra and an immediate value or the sum of Ra and Rb scaled. The value loaded is sign extended from bit 31 to the machine width.

Formats Supported: RR,RI

### **Operation:**

$$\begin{split} Rt &= Memory_{32}[d+Ra]\\ or\\ Rt &= Memory_{32}[Ra+Rb*Sc] \end{split}$$

**Execution Units**: Mem

Exceptions: none

# LDTZ – Load Tetra, Zero Extend (32 bits)

### **Description**:

Data is loaded from the memory address which is the sum of Ra and an immediate value or the sum of Ra and Rb scaled. The value loaded is zero extended from bit 8 to the machine width.

Formats Supported: RR,RI

#### **Operation:**

 $Rt = Memory_{32}[d+Ra]$  or  $Rt = Memory_{32}[Ra+Rb*Sc]$ 

**Execution Units**: Mem

# LDW – Load Wyde (16 bits)

### **Description**:

Data is loaded from the memory address which is the sum of Ra and an immediate value or the sum of Ra and Rb scaled. The value loaded is sign extended from bit 15 to the machine width.

Formats Supported: RR,RI

### **Operation:**

```
\begin{split} Rt &= Memory_{16}[d+Ra]\\ or\\ Rt &= Memory_{16}[Ra+Rb*Sc] \end{split}
```

**Execution Units**: Mem

Exceptions: none

# LDWZ – Load Wyde, Zero Extend (16 bits)

### **Description**:

Data is loaded from the memory address which is the sum of Ra and an immediate value or the sum of Ra and Rb scaled. The value loaded is zero extended from bit 16 to the machine width.

Formats Supported: RR,RI

#### **Operation:**

```
Rt = Memory_{16}[d+Ra] or Rt = Memory_{16}[Ra+Rb*Sc]
```

**Execution Units**: Mem

# SB – Store Byte (8 bits)

### **Description:**

This instruction stores a byte (8 bit) value to memory. The memory address is calculated as the sum of Ra and an immediate constant OR the sum of Ra and Rb scaled.

**Instruction Format:** 

#### **Operation:**

```
\begin{split} & Memory_8[Ra+immediate] = Rs \\ & OR \\ & Memory_8[Ra+Rb*Sc] = Rs \end{split}
```

# SBZ – Store Byte and Zero (8 bits)

### **Description:**

This instruction stores a byte (8 bit) value to memory. The memory address is calculated as the sum of Ra and an immediate constant OR the sum of Ra and Rb scaled. After the byte is stored to memory the register is zeroed out.

**Instruction Format:** 

```
\begin{aligned} & Memory_8[Ra+immediate] = Rs \\ & Rs = 0 \\ & OR \\ & Memory_8[Ra+Rb*Sc] = Rs \\ & Rs = 0 \end{aligned}
```

# SW – Store Wyde (16 bits)

### **Description:**

This instruction stores a byte (16 bit) value to memory. The memory address is calculated as the sum of Ra and an immediate constant OR the sum of Ra and Rb scaled.

**Instruction Format:** 

#### **Operation:**

```
\begin{split} & Memory_{16}[Ra+immediate] = Rs \\ & OR \\ & Memory_{16}[Ra+Rb*Sc] = Rs \end{split}
```

# SWZ – Store Wyde and Zero (16 bits)

### **Description:**

This instruction stores a byte (16 bit) value to memory. The memory address is calculated as the sum of Ra and an immediate constant OR the sum of Ra and Rb scaled. After the wyde is stored to memory the register is zeroed out.

**Instruction Format:** 

```
\label{eq:memory_16} \begin{split} & Memory_{16}[Ra+immediate] = Rs \\ & Rs = 0 \\ & OR \\ & Memory_{16}[Ra+Rb*Sc] = Rs \\ & Rs = 0 \end{split}
```

# Flow Control (Branch Unit) Operations

# **BEQ** – Branch if Equal

### **Description**:

This instruction branches to the target address if the contents of Ra and Rb are equal, otherwise program execution continues with the next instruction. The target address is formed as the sum of Rc and a displacement. If Rc is r63 then the program counter value is used.

#### Formats Supported: BR

_ 63 50	4948	47 44	4341	40	39 32	31 24	23 16	15 8	7 0
Displacement <sub>163</sub>	$U_2$	$Sz_4$	$m_3$	Z	$Rc_8$	$Rb_8$	Ra <sub>8</sub>	$0_8$	4Eh <sub>8</sub>

### **Operation:**

If 
$$(Ra = Rb)$$
  
 $PC = Rc + Displacement$ 

**Execution Units**: Branch

Exceptions: none

**Notes:** 

For a floating-point comparison positive and negative zero are considered equal.

# **BGE – Branch if Greater Than or Equal**

#### **Description**:

This instruction branches to the target address if the contents of Ra is greater than or equal to Rb, otherwise program execution continues with the next instruction. The values in Ra and Rb are treated as signed values. The target address is formed as the sum of Rc and a displacement. If Rc is x63 then the program counter value is used.

#### Formats Supported: BR

63 50	4948	47 44	4341	40	39 32	31 24	23 16	15 8	7 0
Displacement <sub>163</sub>	$U_2$	$Sz_4$	$m_3$	Z	$Rc_8$	$Rb_8$	Ra <sub>8</sub>	$0_8$	49h <sub>8</sub>

If 
$$(Ra \ge Rb)$$
  
 $PC = Rc + Displacement$ 

Execution Units: Branch

# **BGEU – Branch if Greater Than or Equal Unsigned**

### **Description**:

This instruction branches to the target address if the contents of Ra is greater than or equal to Rb, otherwise program execution continues with the next instruction. The values in Ra and Rb are treated as unsigned values. The target address is formed as the sum of Rc and a displacement. If Rc is x63 then the program counter value is used.

Formats Supported: BR

#### **Operation:**

```
If (Ra \ge Rb)

PC = Rc + Displacement
```

**Execution Units: Branch** 

Exceptions: none

# **BGT – Branch if Greater Than**

### **Description**:

This instruction is an alternate mnemonic for the <u>BLT</u> instruction where the register operands have been swapped.

This instruction branches to the target address if the contents of Ra is less than Rb, otherwise program execution continues with the next instruction. The values in Ra and Rb are treated as signed values. The target address is formed as the sum of Rc and a displacement. If Rc is x63 then the program counter value is used.

Formats Supported: BR

#### **Operation:**

```
If (Ra < Rb) \\ PC = Rc + Displacement
```

**Execution Units:** Branch

# **BGTU – Branch if Greater Than Unsigned**

### **Description**:

This instruction is an alternate mnemonic for the BLTU instruction where the register operands have been swapped.

This instruction branches to the target address if the contents of Ra is less than Rb, otherwise program execution continues with the next instruction. The values in Ra and Rb are treated as unsigned values. The target address is formed as the sum of Rc and a displacement. If Rc is x63 then the program counter value is used.

Formats Supported: BR

### **Operation:**

```
If (Ra < Rb) \\ PC = Rc + Displacement
```

**Execution Units:** Branch

# **BNE** – Branch if Not Equal

## **Description**:

This instruction branches to the target address if the contents of Ra and Rb are not equal, otherwise program execution continues with the next instruction. The target address is formed as the sum of Rc and a displacement. If Rc is x63 then the program counter value is used.

Formats Supported: BR

**Operation:** 

$$If (Ra <> Rb) \\ PC = Rc + Displacement$$

**Execution Units**: Branch

# **BLE – Branch if Less Than or Equal**

### **Description**:

This is an alternate mnemonic for the BGE instruction, where the register operands have been swapped.

This instruction branches to the target address if the contents of Ra is greater than or equal to Rb, otherwise program execution continues with the next instruction. The values in Ra and Rb are treated as signed values. The target address is formed as the sum of Rc and a displacement. If Rc is x63 then the program counter value is used.

Formats Supported: BR

#### **Operation:**

```
If (Ra \ge Rb)

PC = Rc + Displacement
```

**Execution Units: Branch** 

**Exceptions:** none

# **BLEU – Branch if Less Than or Equal Unsigned**

## **Description**:

This is an alternate mnemonic for the BGEU instruction, where the register operands have been swapped.

This instruction branches to the target address if the contents of Ra is greater than or equal to Rb, otherwise program execution continues with the next instruction. The values in Ra and Rb are treated as unsigned values. The target address is formed as the sum of Rc and a displacement. If Rc is x63 then the program counter value is used.

Formats Supported: BR

#### **Operation:**

```
If (Ra \ge Rb)

PC = Rc + Displacement
```

**Execution Units:** Branch

## **BLT – Branch if Less Than**

#### **Description**:

This instruction branches to the target address if the contents of Ra is less than Rb, otherwise program execution continues with the next instruction. The values in Ra and Rb are treated as signed values. The target address is formed as the sum of Rc and a displacement. If Rc is x63 then the program counter value is used.

Formats Supported: BR

**Operation:** 

```
If (Ra < Rb) \\ PC = Rc + Displacement
```

**Execution Units:** Branch

Exceptions: none

# **BLTU – Branch if Less Than Unsigned**

#### **Description**:

This instruction branches to the target address if the contents of Ra is less than Rb, otherwise program execution continues with the next instruction. The values in Ra and Rb are treated as unsigned values. The target address is formed as the sum of Rc and a displacement. If Rc is x63 then the program counter value is used.

Formats Supported: BR

**Operation:** 

```
If (Ra < Rb) \\ PC = Rc + Displacement \\
```

**Execution Units:** Branch

# **BRA** – Unconditional Branch

### **Description**:

This instruction is an alternate mnemonic for the <u>JAL</u> instruction. It may be used to branch directly to a specific address. The address range is 44 bits or +/-8TB. The resulting calculated address is always hexi-byte (16 byte) aligned.

The return address register is assumed to be x0 (discarding the return address). The BRA instruction does not require space in branch predictor tables.

### Formats Supported: JAL

_ 63	24	23	16	15	8	7	0
Constant <sub>434</sub>		63	38	00	)8	40	)h <sub>8</sub>

Flags Affected: none

**Operation:** 

PC = PC + Displacement

**Execution Units**: Branch

Exceptions: none

**Notes:** 

# JAL – Jump and Link

### **Description**:

This instruction may be used to both call a subroutine and return from it. The address of the instruction after the JAL is stored in the specified return address register (Rt) then a jump to the address specified in the instruction plus an index register value is made. The address range is 44 bits or 16TB. The resulting calculated address is always hexi-byte (16 byte) aligned.

The return address register is assumed to be x1 if not otherwise specified. The JAL instruction does not require space in branch predictor tables.

If r63 is specified for Ra then the current program counter value is used.

Note the branch instructions may also be used to return from a subroutine.

#### Formats Supported: JAL

_63	24	23	16	15	8	7	0
Constant <sub>434</sub>		R	$a_8$	R	t <sub>8</sub>	40	)h <sub>8</sub>

Flags Affected: none

#### **Operation:**

$$Rt = PC + 8$$
If  $Ra=63$ 
 $PC = PC + displacement$ 
Else
 $PC = Ra + Displacement$ 

**Execution Units**: Branch

Exceptions: none

**Notes:** 

# JMP – Jump

### **Description**:

This instruction is an alternate mnemonic for the <u>JAL</u> instruction. It may be used to jump directly to a specific address. The address range is 44 bits or 16TB. The resulting calculated address is always hexi-byte (16 byte) aligned.

The return address register is assumed to be x0 (discarding the return address). The JMP instruction does not require space in branch predictor tables.

If r63 is specified for Ra then the current program counter value is used.

### Formats Supported: JAL

63 24	4	23	16	15	8	7	0
Constant <sub>434</sub>		Ra	18	00	)8	40	$h_8$

Flags Affected: none

#### **Operation:**

If Ra=63

PC = PC + displacement

Else

PC = Ra + Displacement

**Execution Units:** Branch

Exceptions: none

**Notes:** 

# **RET – Return from Subroutine**

### **Description**:

This instruction is an alternate mnemonic for the <u>JAL</u> instruction. Register Ra is assumed to be r1 and register Rt is assumed to be r0. The constant is assumed to be zero.

### Formats Supported: JAL

_ 63	24	23	16	15	8	7	0
Constant <sub>43</sub>		0	18	00	$0_{8}$	40	$0h_8$

Flags Affected: none

**Operation:** 

**Execution Units**: Branch

Exceptions: an unimplemented instruction exception may occur if a vector register is specified.

**Notes:** 

Return address prediction hardware may make use of the RET instruction.

# Floating Point Instructions

# **Vector Specific Instructions**

# Arithmetic / Logical

# **V2BITS**

Synopsis

Convert Boolean vector to bits.

### **Description**

The least significant bit of each vector element is copied to the corresponding bit in the target register. The target register is a scalar register.

#### **Instruction Format**

 47	42	4140	39 36	35 33	32	31	20	19 14	13 8	7	6 0
21	$h_6$	~2	~4	$m_3$	Z	~12		Va <sub>6</sub>	$Rt_6$	1	01h <sub>7</sub>

## Operation

For 
$$x = 0$$
 to VL-1 
$$if (Vm[x])$$
 
$$Rt[x] = Va[x].LSB$$
 
$$else \ if \ (z)$$
 
$$Rt[x] = 0$$

# **VACC - Accumulate**

### **Synopsis**

Register accumulation. Rt = Va + Rb

### **Description**

A vector register (Va) and scalar register (Rb) are added together and placed in the target scalar register Rt. Rb and Rt may be the same register which results in an accumulation of the values in the register.

#### **Instruction Format:** V2

#### **Operation**

for 
$$x = 0$$
 to  $VL - 1$  
$$if (Vm[x]) Rt = Va[x] + Rb$$

### **Example**

ldi x1,#0 ; clear results

vfmul.s v1,v2,v3; multiply inputs (v2) times weights (v3)

vfacc.s x1,v1,x1 ; accumulate results

fadd.s x1,x1,x2 ; add bias (r2 = bias amount)

fsigmoid.s x1,x1 ; compute sigmoid

# **VASR – Arithmetic Shift Right**

Synopsis

Vector signed shift right.

## **Description**

Elements of the vector are shifted right. The most significant bits are loaded with the sign bit.

## Operation

For 
$$x=0$$
 to VL-1 
$$if \ (Vm[x]) \ Vt[x] = Va[x] >> amt$$

# **VBITS2V**

Synopsis

Convert bits to Boolean vector.

## Description

Bits from a general register are copied to the corresponding vector target register.

## Operation

For 
$$x = 0$$
 to VL-1

if 
$$(Vm[x]) Vt[x] = Ra[x]$$

# **VCIDX – Compress Index**

## **Synopsis**

Vector compression.

### **Description**

A value in a register Ra is multiplied by the element number and copied to elements of vector register Vt guided by a vector mask register.

## Operation

$$y = 0$$
 for  $x = 0$  to  $VL - 1$  
$$if (Vm[x])$$
 
$$Vt[y] = Ra * x$$
 
$$y = y + 1$$

# **VCMPRSS** – Compress Vector

## **Synopsis**

Vector compression.

### **Description**

Selected elements from vector register Va are copied to elements of vector register Vt guided by a vector mask register.

## Operation

$$y = 0$$
 for  $x = 0$  to  $VL - 1$  
$$if (Vm[x])$$
 
$$Vt[y] = Va[x]$$
 
$$y = y + 1$$

# **VEINS / VMOVSV – Vector Element Insert**

## **Synopsis**

Vector element insert.

## **Description**

A general-purpose register Rb is transferred into one element of a vector register Vt. The element to insert is identified by Ra.

## Operation

Vt[Ra] = Rb

# **VEX / VMOVS – Vector Element Extract**

## **Synopsis**

Vector element extract.

## **Description**

A vector register element from Vb is transferred into a general-purpose register Rt. The element to extract is identified by Ra.

## Operation

Rt = Vb[Ra]

# **VSCAN**

## **Synopsis**

.

## **Description**

Elements of Vt are set to the cumulative sum of a value in register Ra. The summation is guided by a vector mask register.

## Operation

```
sum = 0 for x = 0 to VL - 1 Vt[x] = sum if (Vm[x]) sum = sum + Ra
```

# VSHL – Shift Left

## **Synopsis**

Vector shift left.

## **Description**

Elements of the vector are shifted left. The least significant bits are loaded with the value zero.

## Operation

For 
$$x=0$$
 to VL-1 
$$if \ (Vm[x]) \ Vt[x] = Va[x] << amt$$

# **VSHLV** – Shift Vector Left

## **Synopsis**

Vector shift left.

### **Description**

Elements of the vector are transferred upwards to the next element position. The first is loaded with the value zero. This is also called a slide operation.

## Operation

For 
$$x = VL-1$$
 to  $Amt$  
$$Vt[x] = Va[x-amt]$$
 For  $x = Amt-1$  to  $0$  
$$Vt[x] = 0$$

# VSHR – Shift Right

## **Synopsis**

Vector shift right.

## **Description**

Elements of the vector are shifted right. The most significant bits are loaded with the value zero.

## Operation

For 
$$x=0$$
 to VL-1 
$$if \ (Vm[x]) \ Vt[x] = Va[x] >> amt$$

# **VSHRV** – Shift Vector Right

## **Synopsis**

Vector shift right.

### **Description**

Elements of the vector are transferred downwards to the next element position. The last is loaded with the value zero. This is also called a slide operation.

## Operation

For 
$$x = 0$$
 to VL-Amt 
$$Vt[x] = Va[x+amt]$$
 For  $x = VL-Amt+1$  to VL-1 
$$Vt[x] = 0$$

# **VSYNC -Synchronize**

## Description:

All vector instructions before the VSYNC are completed and committed to the architectural state before vector instructions after the VSYNC are issued. This instruction is used to ensure that the machine state is valid before subsequent instructions are executed.

# **Memory Operations**

# VCLDx – Vector Compressed Load

### **Description**:

### **Formats Supported:**

#### **Register Indirect with Displacement**

Data is loaded from consecutive memory addresses beginning with the sum of Ra and an immediate value. If the vector mask bit is clear and the 'z' bit is set in the instruction then the corresponding element of the vector register is loaded with zero. If the vector mask bit is clear and the 'z' bit is clear in the instruction then the corresponding element of the vector register is left unchanged (no value is loaded from memory).

Elements are loaded only up to the length specified in the vector length register.

47	42	4140	39 36	35 33	32	31		20	19 14	13	8	7	6	0
Con	ıst <sub>6</sub>	$U_2$	$Sz_4$	$m_3$	Z		Constant <sub>12</sub>		$Ra_6$	$Vt_6$		1	64	$h_7$

Vm[x]	Z	Result
0	0	Vt[x] = Vt[x] (unchanged)
0	1	Vt[x] = 0 (set to zero)
1	0	Vt[x] = memory, sign extended
1	1	Vt[x] = memory, zero extended

#### Operation:

$$\begin{split} n &= 0 \\ y &= 0 \\ \text{for } x &= 0 \text{ to vector length} \\ &\quad \text{if } (Vm[x]) \\ &\quad Vt[y] = Memory[d+Ra+n] \\ &\quad n &= n + size of \text{ precision} \\ &\quad y &= y+1 \\ \text{for } y &= y \text{ to vector length} \\ &\quad Vt[y] &= z ? 0 : Vt[y] \end{split}$$

#### Stridden Form

The stridden form works much the same as the register indirect form except that data is loaded from memory locations separated by the stride amount in the stride register.

47	2 41	140	39 36	35 33	32	31	26	25	20	19	14	13	8	7	6	0
Const		$J_2$	$Sz_4$	$m_3$	Z	Cor	ıst <sub>6</sub>	R	$b_6$	R	$a_6$	V	t <sub>6</sub>	1	65	

## Operation:

```
\begin{split} y &= 0 \\ \text{for } x &= 0 \text{ to vector length} \\ n &= Rb * y \\ \text{if } (Vm[x]) \\ Vt[y] &= Memory[d + Ra + n] \\ y &= y + 1 \\ \text{for } y &= y \text{ to vector length} \\ Vt[y] &= z ? 0 : Vt[y] \\ n &= 0 \end{split}
```

#### **Indexed Form**

Data is loaded from memory addresses beginning with the sum of Ra and a vector element from Vb.

47	42	4140	39 36	35 33	32	31	26	25	20	19	14	13	8	7	6	0
Co	nst <sub>6</sub>	$U_2$	$Sz_4$	$m_3$	Z	Co	nst <sub>6</sub>	V	$b_6$	R	$a_6$	V	t <sub>6</sub>	1	66	$5h_7$

## Operation:

$$y = 0$$
 for  $x = 0$  to vector length 
$$if (Vm[x])$$
 
$$Vt[y] = Memory[d+Ra + Vb[x]]$$
 
$$y = y + 1$$
 for  $y = y$  to vector length 
$$Vt[y] = z ? 0 : Vt[y]$$

# **VCSTx – Vector Compressed Store**

#### **Description**:

#### **Formats Supported:**

### **Register Indirect with Displacement**

Data is stored to consecutive memory addresses beginning with the sum of Ra and an immediate

Elements are stored only up to the length specified in the vector length register.

_	47	42	4140	39 36	35 33	32	31	20	19	14	13	8	7	6	0
	Cor	ıst <sub>6</sub>	$U_2$	$Sz_4$	$m_3$	Z	Consta	$nt_{12}$	Ra	16	Vs	6	1	74	$h_7$

Vm[x]	Z	Result
1	0	memory = Vs[x]
1	1	memory = Vs[x], Vs[x] = 0

#### Operation:

```
\begin{split} n &= 0 \\ \text{for } x &= 0 \text{ to vector length} \\ &\quad \text{if } (Vm[x]) \\ &\quad \text{Memory}[d + Ra + n] = Vs[x] \\ &\quad \text{if } (z) \ Vs[x] = 0 \\ &\quad n = n + \text{sizeof precision} \end{split}
```

#### Stridden Form

The stridden form works much the same as the register indirect form except that data is stored to memory locations separated by the stride amount in the stride register.

47	42	4140	39 36	35 33	32	31	26	25	20	19	14	13	8	7	6	0
Co	nst <sub>6</sub>	$U_2$	$Sz_4$	$m_3$	Z	Co	nst <sub>6</sub>	R	$b_6$	R	$a_6$	V	S <sub>6</sub>	1	75	$h_7$

#### Operation:

$$\begin{split} y &= 0 \\ \text{for } x &= 0 \text{ to vector length} \\ n &= Rb * y \\ \text{if } (Vm[x]) \\ \text{Memory}[d + Ra + n] &= Vs[x] \\ \text{if } (z) \ Vs[x] &= 0 \\ y &= y + 1 \end{split}$$

#### **Indexed Form**

Data is stored to memory addresses beginning with the sum of Ra and a vector element from Vb.

47	42	4140	39 36	35 33	32	31	26	25	20	19	14	13	8	7	6	0
Cor	ıst <sub>6</sub>	$U_2$	$Sz_4$	$m_3$	Z	Con	nst <sub>6</sub>	V	$b_6$	R	$a_6$	V	S <sub>6</sub>	1	76	$5h_7$

#### Operation:

```
\begin{aligned} y &= 0 \\ \text{for } x &= 0 \text{ to vector length} \\ &\quad \text{if } (Vm[x]) \\ &\quad Memory[d+Ra+Vb[y]] = Vs[x] \\ &\quad \text{if } (z) \ Vs[x] = 0 \\ &\quad y &= y+1 \end{aligned}
```

Exceptions: none

# **VLDB – Vector Load Byte**

**VLDDFQ – Vector Load Decimal Float Quad** 

**VLDFD – Vector Load Float Double** 

**VLDFS – Vector Load Float Single** 

**VLDO – Vector Load Octa** 

**VLDT – Vector Load Tetra** 

**VLDW** – Vector Load Wyde

## VLDx - Vector Load

#### **Description**:

### **Formats Supported:**

#### **Register Indirect with Displacement**

4	7 42	4140	39 36	35 33	32	31		20	19 14	13	8	7	6	0
(	Const <sub>6</sub>	$U_2$	$Sz_4$	$m_3$	Z		Constant <sub>12</sub>		$Ra_6$	$Vt_6$	;	1	60	)h <sub>7</sub>

Data is loaded from consecutive memory addresses beginning with the sum of Ra and an immediate value. If the vector mask bit is clear and the 'z' bit is set in the instruction then the corresponding element of the vector register is loaded with zero. If the vector mask bit is clear and the 'z' bit is clear in the instruction then the corresponding element of the vector register is left unchanged (no value is loaded from memory).

Elements are loaded only up to the length specified in the vector length register.

Vm[x]	Z	Result
0	0	Vt[x] = Vt[x] (unchanged)
0	1	Vt[x] = 0 (set to zero)
1	0	Vt[x] = memory, sign extended
1	1	Vt[x] = memory, zero extended

$U_2$	Unit
0	integer
1	floating-point
2	decimal-float
3	posit

$Sz_4$	Operation Size
0	byte
1	wyde
2	tetra
3	octa
4	hexi

#### Operation:

```
n=0 for x=0 to vector length if \; (Vm[x]) \\ Vt[x] = Memory[d+Ra+n] \\ else
```

$$\label{eq:Vt[x] = z ? 0 : Vt[x]} Vt[x] = n + size of precision$$

### Stridden Form (VLDS)

The stridden form works much the same as the register indirect form except that data is loaded from memory locations separated by the stride amount in the stride register Rb.

47	42	4140	39 36	35 33	32	31	26	25	20	19	14	13	8	7	6	0
Const	6	$U_2$	$Sz_4$	$m_3$	Z	Co	nst <sub>6</sub>	R	$b_6$	R	$a_6$	V	t <sub>6</sub>	1	61	h <sub>7</sub>

### Operation:

```
\label{eq:for x = 0 to vector length} \begin{split} n &= Rb * x \\ &\quad \text{if } (Vm[x]) \\ &\quad Vt[x] &= Memory[d + Ra + n] \\ &\quad \text{else} \\ &\quad Vt[x] &= z ? \ 0 : Vt[x] \end{split}
```

#### **Indexed Form**

Data is loaded from memory addresses beginning with the sum of Ra and a vector element from Vb.

47 4	2 4	140	39 36	35 33	32	31	26	25	20	19	14	13	8	7	6	0
Const		$U_2$	$Sz_4$	$m_3$	Z	Con	nst <sub>6</sub>	V	$b_6$	R	$a_6$	V	$t_6$	1	62	2h <sub>7</sub>

B: 1= Rb is vector register, 0 Rb is scalar register

#### Operation:

```
\begin{split} n &= 0 \\ \text{for } x &= 0 \text{ to vector length} \\ &\quad \text{if } (Vm[x]) \\ &\quad Vt[x] &= Memory[d + Ra + Vb[x]] \\ &\quad \text{else} \\ &\quad Vt[x] &= z \ ? \ 0 : Vt[x] \end{split}
```

## **VSTx – Vector Store**

### **Description**:

### **Formats Supported:**

### **Register Indirect with Displacement**

47	42	4140	39 36	35 33	32	31		20	19 14	13 8	7	6 0	
Coı	ıst <sub>6</sub>	$U_2$	$Sz_4$	$m_3$	Z		Constant <sub>12</sub>		$Ra_6$	$Vs_6$	1	70h <sub>7</sub>	

Data is stored to consecutive memory addresses beginning with the sum of Ra and an immediate value. If the vector mask bit is clear and the 'z' bit is set in the instruction then the corresponding memory location is set to zero. If the vector mask bit is clear and the 'z' bit is clear in the instruction then the corresponding memory location is left unchanged (no value is stored to memory).

Elements are loaded only up to the length specified in the vector length register.

Vm[x]	Z	Result
0	0	memory = memory (unchanged)
0	1	memory = 0 (set to zero)
1	0	memory = Vs[x]
1	1	memory = Vs[x], Vs[x] = zero

$U_2$	Unit
0	integer
1	floating-point
2	decimal-float
3	posit

$Sz_4$	Operation Size
0	byte
1	wyde
2	tetra
3	octa
4	hexi

### Operation:

$$\begin{split} n &= 0 \\ \text{for } x &= 0 \text{ to vector length} \\ &\quad \text{if } (Vm[x]) \\ &\quad \text{memory}[d + Ra + n] = Vs[x] \\ &\quad \text{if } (z) \ Vs[x] = 0 \end{split}$$

```
else memory[d{+}Ra+n] \ = z \ ? \ 0 : memory[d{+}Ra+n] n=n+size of \ precision
```

#### Stridden Form (VLDS)

The stridden form works much the same as the register indirect form except that data is stored to memory locations separated by the stride amount in the stride register Rb.

47	42	4140	39 36	35 33	32	31	26	25	20	19	14	13	8	7	6	0
Cor	Const <sub>6</sub>		Sz <sub>4</sub>	$m_3$	Z	Co	nst <sub>6</sub>	R	$b_6$	R	$a_6$	V	t <sub>6</sub>	1	71	h <sub>7</sub>

#### Operation:

```
\label{eq:continuous_section} \begin{split} &for \ x = 0 \ to \ vector \ length \\ & n = Rb * x \\ & if \ (Vm[x]) \\ & memory[d+Ra+n] = Vs[x] \\ & else \\ & memory[d+Ra+n] = z \ ? \ 0 : memory[d+Ra+n] \end{split}
```

#### **Indexed Form**

Data is stored to memory addresses beginning with the sum of Ra and a vector element from Vb.

47 42	4140	39 36	35 33	32	31	26	25	20	19	14	13	8	7	6	0
Const <sub>6</sub>	$U_2$	$Sz_4$	$m_3$	Z	Co	nst <sub>6</sub>	V	$b_6$	R	$a_6$	V	S <sub>6</sub>	1	72	2h <sub>7</sub>

B: 1= Rb is vector register, 0 Rb is scalar register

#### Operation:

```
\begin{split} n &= 0 \\ \text{for } x &= 0 \text{ to vector length} \\ &\quad \text{if } (Vm[x]) \\ &\quad \text{memory}[d + Ra + Vb[x]] = Vs[x] \\ &\quad \text{else} \\ &\quad \text{memory}[d + Ra + Vb[x]] = z ? 0 : \text{memory}[d + Ra + Vb[x]] \end{split}
```

# Floating Point Instructions

# Root Opcode Map

1	000	001	010	011	100	101	110	111
	000	001	010	ALU	100	101	110	111
00000				{R3}	ADD	SUBF	MUL	
00001	AND	OR	EOR		{SHIFT}	{SET}	MULU	CSR
00010	DIV	DIVU	DIVSU	{R2B}		MULF	MULSU	PERM
00011	REM	REMU	BYTNDX	WYDNDX	EXT	DEP	DEPI	FFO
00100	REMSU	DIVR	CHK	U21NDX	SAND	SOR	SEQ	SNE
00101	SLT	SGT	SLTU	SGTU				
00110								
00111	ADDSI	ANDSI	ORSI	XORSI	APCSI			
				Branch Unit				
01000	JAL							
01001	BLT	BGE	BLTU	BGEU	BEQI		BEQ	BNE
01010								
01011								
01100								
01101								
01110	PUSH	PUSHC	LINK	UNLINK				
01111	BRK	NOP	{OSR2}		DBG	ATNI	EXEC	
		г		Memory Unit			-	•
10000	LDB	LDBU	LDW	LDWU	LDT	LDTU	LDO	LDOR
10001	LDO	LEA	POP	PLDO			FLDO	
10010	LDO	LEA*	FLDO*	PLDO*	PLDT*	PLDW*		LDM
10011	LDB*	LDBU*	LDW*	LDWU*	LDT*	LDTU*	LDO*	LDOR*
10100	STB	STW	STT	STO	STOC	STPTR	STO lk	STOI
10101								
10110	STO lk		nac :	FSTO	PSTO			ar
	STO	OTT Y	FSTO*	PSTO*	PSTT*	PSTW*	ame : "	STM
10111		STW*	FSTO* STT*			PSTW* STPTR*	STO*lk	STM STOI*
10111 11000	STO	STW*		PSTO*	PSTT*		STO*lk	
10111 11000 11001	STO	STW*		PSTO*	PSTT*		STO*lk	
10111 11000 11001 11010	STO	STW*		PSTO*	PSTT*		STO*lk	
10111 11000 11001	STO	STW*	STT*	PSTO* STO*	PSTT* STOC*		STO*lk	
10111 11000 11001 11010 11011	STO		STT* Floating Po	PSTO*	PSTT* STOC*	STPTR*		STOI*
10111 11000 11001 11010 11011	STO	{PST1}	STT*  Floating Pot  {PST2}	PSTO* STO*	PSTT* STOC*  Chmetic Unit PMA	STPTR*	PNMA	STOI*
10111 11000 11001 11010 11011 11100 11101	STO	{PST1} {DFP1}	Floating Pol {PST2} {DFP2}	PSTO* STO*	PSTT* STOC*  hmetic Unit PMA DFMA	STPTR*  PMS  DFMS	PNMA DFNMA	STOI*  PNMS  DFNMS
10111 11000 11001 11010 11011	STO	{PST1}	STT*  Floating Pot  {PST2}	PSTO* STO*	PSTT* STOC*  Chmetic Unit PMA	STPTR*	PNMA	STOI*