ANY-1 Instruction Set

Instruction Formats

Immediate Format:

55	22	21 15	14 8	7 0
Constant$_{34}$		Ra$_7$	Rt$_7$	Opcode$_8$

Register Format:

SR1 (one source register)

55 53	52 46	4544	43 40	39 37	36	35 29	28 22	21 15	14 8	7 0
Rm$_3$	01h$_7$	U$_2$	Sz$_4$	m$_3$	z	~$_7$	Func$_7$	Ra$_7$	Rt$_7$	03h$_8$

SR2 (two source register)

55 53	52 46	4544	43 40	39 37	36	35 29	28 22	21 15	14 8	7 0
Rm$_3$	02h$_7$	U$_2$	Sz$_4$	m$_3$	z	Func$_7$	Rb$_7$	Ra$_7$	Rt$_7$	03h$_8$

SR3 (three source register)

55 53	52 46	4544	43 40	39 37	36	35 29	28 22	21 15	14 8	7 0
Rm$_3$	Func$_7$	U$_2$	Sz$_4$	m$_3$	z	Rc$_7$	Rb$_7$	Ra$_7$	Rt$_7$	03h$_8$

z: 1 = zero vector element if mask bit clear, 0 = vector element unchanged (ignored for scalar ops)
m$_3$: vector mask register (ignored for scalar operations).
Rm$_3$: rounding mode
If any of Rt, Ra, Rb, Rc are vector registers, then the instruction is a vector instruction.

Rn$_7$	
0 to 63	scalar registers
64 to 127	vector registers

U$_2$	Execution Unit	Qualifier
0	Integer	.int
1	Floating-point	.fp
2	Decimal floating-point	.dfp
3	Posit	.pos

Sz$_4$	Size	Qualifier	Alt Qualifier
0	byte	.b	
1	wyde	.w	
2	tetra	.t	.s (single)
3	octa	.o	.d (double)
4	hexi	.h	.q (quad)
8	SIMD byte	.bp	
9	SIMD wyde	.wp	
10	SIMD tetra	.tp	.sp
11	SIMD octa	.op	.dp
12	SIMD hexi	.hp	.qp

Example Instruction

add.int.o x1,x2,x3,x0   ; scalar add of integers x2,x3

add.int.o v1,v2,v3,v0   ; vector add of integers v2,v3

add.int.o v1,v2,v0,x4   ; vector add scalar integers v2,x4

add.fp.o v1,v2,v3,v0   ; vector add float-point double v2,v3

Instructions

Arithmetic / Logical

ABS – Absolute Value

Description:

This instruction takes the absolute value of a register and places the result in a target register.

Instruction Format: SR1

55 53	52 46	45 44	43 40	39 37	36	35 29	28 22	21 15	14 8	7 0
Rm_3	$01h_7$	U_2	Sz_4	m_3	z	$\sim_7$	$04h_7$	Ra_7	Rt_7	$03h_8$

Operation:

If Ra < 0
 Rt = -Ra
else
 Rt = Ra

Exceptions: none

ADD - Addition

Description:

Add two values. The first operand must be in a register. The second operand may be in a register or may be an immediate value specified in the instruction.

Operation:

$Rt = Ra + Imm$

or

$Rt = Ra + Rb + Rc$

Vector Operation

for x = 0 to VL - 1

if (Vm[x]) Vt[x] = Va[x] + Vb[x] + Vc[x]

else if (z) Vt[x] = 0

Immediate Instruction Format

55 Constant$_{34}$ 22	21 15 Ra$_7$	14 8 Rt$_7$	7 0 04h$_8$
Constant$_{34}$	Ra$_7$	Rt$_7$	04h$_8$

Register Instruction Format

55 53 Rm$_3$	52 46 04h$_7$	45 44 U$_2$	43 40 Sz$_4$	39 37 m$_3$	36 z	35 29 Rc$_7$	28 22 Rb$_7$	21 15 Ra$_7$	14 8 Rt$_7$	7 0 03h$_8$
Rm$_3$	04h$_7$	U$_2$	Sz$_4$	m$_3$	z	Rc$_7$	Rb$_7$	Ra$_7$	Rt$_7$	03h$_8$

Exceptions: none

ADDIS – Add Shifted

Description:

Perform an addition operation between operands. The immediate constant is shifted left 32 bits and zero extended to the right before use.

Immediate Instruction Format

55	22	21 15	14 8	7 0
$Constant_{34}$		Ra_7	Rt_7	h_8

Operation

$Rt = Ra + (Immediate << 32)$

Exceptions: none

AND – Bitwise And

Description:

Perform a bitwise 'and' operation between operands. The first operand must be in a register. The second operand may be in a register of may be an immediate value specified in the instruction. A third source operand must be in a register. The immediate constant is one extended before use.

Immediate Instruction Format

55	22	21　15	14　8	7　0
$Constant_{34}$		Ra_7	Rt_7	$08h_8$

Register Instruction Format

55 53	52　46	45 44	43 40	39 37	36 35	29	28　22	21　15	14　8	7　0
Rm_3	$08h_7$	U_2	Sz_4	m_3	z	Rc_7	Rb_7	Ra_7	Rt_7	$03h_8$

Operation:

Rt = Ra & Imm

or

Rt = Ra & Rb & Rc

Vector Operation

for x = 0 to VL - 1

if (Vm[x]) Vt[x] = Va[x] & Vb[x] & Vc[x]

else if (z) Vt[x] = 0

Exceptions: none

ANDIS – Bitwise And Shifted

Description:

Perform a bitwise or operation between operands. The immediate constant is shifted left 32 bits and one extended to the right before use.

Immediate Instruction Format

55	22	21 15	14 8	7 0
$Constant_{34}$		Ra_7	Rt_7	h_8

Operation

Rt = Ra & ((Immediate << 32) | 0xFFFFFFFF)

Exceptions: none

AUIPC – Add Upper Immediate to PC

Description:

This instruction forms the sum of the program counter and an immediate value shifted left 32 times. The result is then placed in the target register. The low order 32 bits of the target register are zeroed out.

Instruction Format

55	22	21 15	14 8	7 0
$Constant_{34}$		63_7	Rt_7	h_8

Exceptions: none

CNTPOP – Count Population

Description:

Count the number of ones and place the count in the target register.

Vector Operation

for x = 0 to VL - 1

if (Vm[x]) Vt[x] = popcnt(Va[x])

Instruction Format:

55 53	52 46	4544	43 40	39 37	36 35	29	28 22	21 15	14 8	7 0
$\sim_3$	$01h_7$	0_2	Sz_4	m_3	z	$\sim_7$	$02h_7$	Ra_7	Rt_7	$03h_8$

Execution Units: ALU

Exceptions: none

EXT –Extract Bitfield

Description:

A bitfield is extracted from the source by shifting the source to the right and 'and' masking. The result is sign extended to the width of the machine. This instruction may be used to sign extend a value from an arbitrary bit position. There are two forms of this instruction, one uses registers to specify the offset and width, the other uses immediate constants supplied in the instruction to specify the offset and width. The width specified should be one less than the desired width.

Instruction Format: BFR

A bitfield in the source specified by Ra is extracted, the result is copied to the target register. Rb specifies the bit offset. Rc specifies the bit width.

55 53	52 46	4544	43 40	39 37	36	35 29	28 22	21 15	14 8	7 0
$\sim_3$	h_7	0_2	$\sim_4$	m_3	z	Rc_7	Rb_7	Ra_7	Rt_7	$03h_8$

Instruction Format: BFI

A bitfield in the source specified by Ra is extracted, the result is copied to the target register. Bo specifies the bit offset. Bw specifies the bit width. Bo and Bw are constants supplied in the instruction.

55 53	52 46	4544	43 40	39 37	36	35 29	28 22	21 15	14 8	7 0
$\sim_3$	h_7	0_2	$\sim_4$	m_3	z	Bw_7	Bo_7	Ra_7	Rt_7	$03h_8$

Execution Units: Integer ALU

Exceptions: none

Notes:

EXTU –Extract Bitfield Unsigned

Description:

A bitfield is extracted from the source by shifting the source to the right and 'and' masking. The result is zero extended to the width of the machine. This instruction may be used to zero extend a value from an arbitrary bit position. There are two forms of this instruction, one uses registers to specify the offset and width, the other uses immediate constants supplied in the instruction to specify the offset and width. The width specified should be one less than the desired width.

Instruction Format: BFR

A bitfield in the source specified by Ra is extracted, the result is copied to the target register. Rb specifies the bit offset. Rc specifies the bit width.

Instruction Format: BFI

A bitfield in the source specified by Ra is extracted, the result is copied to the target register. Bo specifies the bit offset. Bw specifies the bit width. Bo and Bw are constants supplied in the instruction.

Execution Units: Integer ALU

Exceptions: none

Notes:

LUI – Load Upper Immediate

Description:

This instruction loads an immediate value shifted left 28 times into a target register bits 28 to 63. The low order 28 bits of the target register are zeroed out.

The target register for this instruction must be one of x0 to x15.

Instruction Format

47	12	11 8	7	6 0
$Constant_{36}$		Rt_4	0	h_7

Exceptions: none

MAX – Maximum Value

Description:

Determines the maximum of three values in registers Ra, Rb, Rc and places the result in the target register Rt.

Instruction Format

47 42	41 40	39 36	35 33	32	31 26	25 20	19 14	13 8	7	6 0
h_6	U_2	Sz_4	$\sim_3$	$\sim$	Rc_6	Rb_6	Ra_6	Rt_6	0	$03h_7$

Operation:

IF Ra > Rb and Ra > Rc
     Rt = Ra
else if Rb > Rc
     Rt = Rb
else
     Rt = Rc

MIN – Minimum Value

Description:

Determines the minimum of three values in registers Ra, Rb, Rc and places the result in the target register Rt.

Instruction Format

47 42	41 40	39 36	35 33	32	31 26	25 20	19 14	13 8	7	6 0
h_6	U_2	Sz_4	$\sim_3$	$\sim$	Rc_6	Rb_6	Ra_6	Rt_6	0	$03h_7$

Operation:

IF Ra < Rb and Ra < Rc
     Rt = Ra
else if Rb < Rc
     Rt = Rb
else
     Rt = Rc

MUL – Signed Multiply

Description:

Multiply two values. The first operand must be in a register. The second operand may be in a register or may be an immediate value specified in the instruction. Both the operands are treated as signed values, the result is a signed result.

Vector Operation

for x = 0 to VL - 1

if (Vm[x]) Vt[x] = Va[x] * Vb[x]

Exceptions: multiply overflow, if enabled

MULF – Fast Unsigned Multiply

Description:

Multiply two values. The first operand must be in a register. The second operand may be in a register or may be an immediate value specified in the instruction. Both the operands are treated as unsigned values. The result is an unsigned result. The fast multiply multiplies only the low order 24 bits of the first operand times the low order 16 bits of the second. The result is a 40-bit unsigned product.

Exceptions: none

MUX – Multiplex

Description:

The MUX instruction performs a bit-by-bit copy of a bit of Rb to the target register if the corresponding bit in Ra is set, or a copy of a bit from Rc if the corresponding bit in Ra is clear.

Instruction Format

47 42	41 40	39 36	35 33	32	31 26	25 20	19 14	13 8	7	6 0
$1Bh_6$	$\sim_2$	$\sim_4$	$\sim_3$	$\sim$	Rc_6	Rb_6	Ra_6	Rt_6	0	$03h_7$

Exceptions: none

NEG - Negate

Description:

This is an alternate mnemonic for the SUB instruction where the first register operand is R0.

Vector Operation

for x = 0 to VL-1

if (Vm[x]) Vt[x] = R0 - Va[x]

NOT – Logical Not

Description:

This instruction takes the logical 'not' value of a register and places the result in a target register. If the source register contains a non-zero value, then a zero is loaded into the target. Otherwise, if the source register contains a zero a one is loaded into the target register.

Register Instruction Format

47 42	4140	39 36	35 33	32 31 26	25 20	19 14	13 8	7 6	0
$01h_6$	0_2	Sz_4	$\sim_3$	$\sim$ $\sim_6$	$05h_6$	Ra_6	Rt_6	0	$03h_7$

Operation:

Rt = !Ra

Exceptions: none

OR – Bitwise Or

Description:

Perform a bitwise or operation between operands. The immediate constant is zero extended before use. The combination of a LUI and ORI instruction may be used to load a 64-bit constant into a register using only two instructions.

Immediate Instruction Format

55 22	21 15	14 8	7 0
$Constant_{34}$	Ra_7	Rt_7	$09h_8$

Register Instruction Format

55 53	52 46	4544	43 40	39 37	36 35	29	28 22	21 15	14 8	7 0
$\sim_3$	$09h_7$	U_2	Sz_4	m_3	z	Rc_7	Rb_7	Ra_7	Rt_7	$03h_8$

Operation

Rt = Ra | Immediate

OR

Rt = Ra | Rb | Rc

Vector Operation

for x = 0 to VL-1

if (Vm[x]) Vt[x] = Va[x] | Vb[x] | Vc[x]

Exceptions: none

ORIS – Bitwise Or Shifted

Description:

Perform a bitwise or operation between operands. The immediate constant is shifted left 32 bits and zero extended to the right before use.

Immediate Instruction Format

55	22	21 15	14 8	7 0
$Constant_{34}$		Ra_7	Rt_7	h_8

Operation

$Rt = Ra \mid (Immediate << 32)$

Exceptions: none

SEQ – Set if Equal

Description:

> The set instruction places a 1 or 0 in the target register based on the relationship between the two source operands. If operand Ra is equal to a second operand in register (Rb) or an immediate constant then the target register is set to a one, otherwise the target register is set to a zero.
>
> For floating-point operations positive and negative zero are considered equal.
>
> If a vector operation is taking place then the target register is one of the vector mask registers.

Immediate Instruction Format

55	22	21　15	14　8	7　0
$Constant_{34}$		Ra_7	Rt_7	$26h_8$

Register Instruction Format

55　53	52　46	45 44	43　40	39 37	36	35　29	28　22	21　15	14　8	7　0
Rm_3	$26h_7$	U_2	Sz_4	m_3	z	$\sim_7$	Rb_7	Ra_7	Rt_7	$03h_8$

SGE – Set if Greater Than or Equal

Description:

> The set instruction places a 1 or 0 in the target register based on the relationship between the two source operands. If operand Ra is greater than or equal to a second operand in register (Rb) then the target register is set to a one, otherwise the target register is set to a zero. The operands are treated as signed values.
>
> There is no immediate form to this instruction. An immediate equivalent may be achieved using the SGT instruction and adjusting the constant by one.

SGEU – Set if Greater Than or Equal Unsigned

Description:

> The set instruction places a 1 or 0 in the target register based on the relationship between the two source operands. If operand Ra is greater than or equal to a second operand in register (Rb) then the target register is set to a one, otherwise the target register is set to a zero. The operands are treated as signed values.
>
> There is no immediate form to this instruction. An immediate equivalent may be achieved using the SGTU instruction and adjusting the constant by one.

SGT – Set if Greater Than

Description:

The set instruction places a 1 or 0 in the target register based on the relationship between the two source operands. If operand Ra is greater than a second operand which is a constant supplied in the instruction, then the target register is set to a one, otherwise the target register is set to a zero. The operands are treated as signed values.

There is no register form of this instruction. The register equivalent operation may be performed using the SLT instruction and swapping the registers.

SGTU – Set if Greater Than Unsigned

Description:

The set instruction places a 1 or 0 in the target register based on the relationship between the two source operands. If operand Ra is greater than a second operand which is a constant supplied in the instruction, then the target register is set to a one, otherwise the target register is set to a zero. The operands are treated as signed values.

There is no register form of this instruction. The register equivalent operation may be performed using the SLTU instruction and swapping the registers.

SIGN – Sign

Synopsis

Take sign of value. $Rt = Ra < 0\ ?\ {-1} : Ra = 0\ ?\ 0 : 1$

Description

The sign of a register is placed in the target register Rt.

Vector Operation

for x = 0 to VL - 1

if (Vm[x]) Vt[x] = Va[x] < 0 ? –1 : Va[x]=0 ? 0 : 1

SLT – Set if Less Than

Description:

The set instruction places a 1 or 0 in the target register based on the relationship between the two source operands. If operand Ra is less than a second operand in either a register (Rb) or a constant supplied in the instruction, then the target register is set to a one, otherwise the target register is set to a zero. The operands are treated as signed values.

The register form of the instruction may also be used to test for greater than by swapping the operands around.

SLE – Set if Less Than or Equal

Description:

The set instruction places a 1 or 0 in the target register based on the relationship between the two source operands. If operand Ra is less than or equal to a second operand in register (Rb) then the target register is set to a one, otherwise the target register is set to a zero. The operands are treated as signed values.

There is no immediate form to this instruction. An immediate equivalent may be achieved using the SLT instruction and adjusting the constant by one.

SLEU – Set if Less Than or Equal

Description:

The set instruction places a 1 or 0 in the target register based on the relationship between the two source operands. If operand Ra is less than or equal to a second operand in register (Rb) then the target register is set to a one, otherwise the target register is set to a zero. The operands are treated as unsigned values.

There is no immediate form to this instruction. An immediate equivalent may be achieved using the SLTU instruction and adjusting the constant by one.

SLTU – Set if Less Than Unsigned

Description:

The set instruction places a 1 or 0 in the target register based on the relationship between the two source operands. If operand Ra is less than a second operand in either a register (Rb) or a constant supplied in the instruction, then the target register is set to a one, otherwise the target register is set to a zero. The operands are treated as unsigned values.

The register form of the instruction may also be used to test for greater than by swapping the operands around.

SNE – Set if Not Equal

Description:

The set instruction places a 1 or 0 in the target register based on the relationship between the two source operands. If operand Ra is not equal to a second operand in register (Rb) or an immediate constant then the target register is set to a one, otherwise the target register is set to a zero.

For floating-point operations positive and negative zero are considered equal.

SUB - Subtract

Description:

Subtract two values. Both operands must be in a register.

Vector Operation

for x = 0 to VL - 1

if (Vm[x]) Vt[x] = Va[x] - Vb[x]

SUBF – Subtract From

Description:

Subtract two values. The first operand must be in a register. The second operand must be an immediate value specified in the instruction. There is no register form for this instruction.

Immediate Instruction Format

55	22	21 15	14 8	7 0
$Constant_{34}$		Ra_7	Rt_7	$05h_8$

Operation:

Rt = Imm - Ra

Exceptions: none

WYDNDX – Wyde Index

Description:

> This instruction searches Ra, which is treated as an array of four wydes, for a wyde value specified by Rb or an immediate value and places the index of the wyde into the target register Rt. If the wyde is not found -1 is placed in the target register. A common use would be to search for a null wyde. The index result may vary from -1 to +3. The index of the first found wyde is returned (closest to zero).

Instruction Format: R2

R2 Supported Formats: .t, .o

Clock Cycles: 1

Execution Units: Integer ALU

Operation:

> Rt = Index of (Rb in Ra)

Exceptions: none

XOR – Bitwise Exclusive Or

Description:

Perform a bitwise exclusive or operation between operands. The first operand must be in a register. The second operand may be a register or immediate value. A third operand must be in a register. The immediate constant is zero extended before use.

Immediate Instruction Format

55	22	21 15	14 8	7 0
$Constant_{34}$		Ra_7	Rt_7	$0Ah_8$

Register Instruction Format

55 53	52 46	45 44	43 40	39 37	36 35	29	28 22	21 15	14 8	7 0
$\sim_3$	$0Ah_7$	U_2	Sz_4	m_3	z	Rc_7	Rb_7	Ra_7	Rt_7	$03h_8$

Operation

Rt = Ra ^ Immediate

OR

Rt = Ra ^ Rb ^ Rc

Vector Operation

for x = 0 to VL-1

if (Vm[x]) Vt[x] = Va[x] ^ Vb[x] ^ Vc[x]

Exceptions: none

Memory Operations

LDB – Load Byte (8 bits)

Description:

Data is loaded from the memory address which is the sum of Ra and an immediate value or the sum of Ra and Rb times a scale. The value loaded is sign extended from bit 7 to the machine width.

Formats Supported: RR,RI

Operation:

$Rd = Memory_8[d+Ra]$
or
$Rd = Memory_8[Ra+Rb*Sc]$

Exceptions: none

LDBZ – Load Byte, Zero Extend (8 bits)

Description:

Data is loaded from the memory address which is the sum of Ra and an immediate value or the sum of Ra and Rb times a scale. The value loaded is zero extended from bit 8 to the machine width.

Formats Supported: RR,RI

Operation:

$Rd = Memory_8[d+Ra]$
or
$Rd = Memory_8[Ra+Rb*Sc]$

Exceptions: none

LDO – Load Octa (64 bits)

Description:

Data is loaded into Rt from the memory address which is the sum of Ra and an immediate value or the sum of Ra and Rb scaled.

Formats Supported: RR,RI

Operation:

$Rt = Memory_{64}[d+Ra]$
or
$Rt = Memory_{64}[Ra+Rb*Sc]$

Execution Units: Mem

Exceptions: none

LDT – Load Tetra (32 bits)

Description:

Data is loaded from the memory address which is the sum of Ra and an immediate value or the sum of Ra and Rb scaled. The value loaded is sign extended from bit 31 to the machine width.

Formats Supported: RR,RI

Operation:

$Rt = Memory_{32}[d+Ra]$
or
$Rt = Memory_{32}[Ra+Rb*Sc]$

Execution Units: Mem

Exceptions: none

LDTZ – Load Tetra, Zero Extend (32 bits)

Description:

Data is loaded from the memory address which is the sum of Ra and an immediate value or the sum of Ra and Rb scaled. The value loaded is zero extended from bit 8 to the machine width.

Formats Supported: RR,RI

Operation:

$Rt = Memory_{32}[d+Ra]$
or
$Rt = Memory_{32}[Ra+Rb*Sc]$

Execution Units: Mem

Exceptions: none

LDW – Load Wyde (16 bits)

Description:

Data is loaded from the memory address which is the sum of Ra and an immediate value or the sum of Ra and Rb scaled. The value loaded is sign extended from bit 15 to the machine width.

Formats Supported: RR,RI

Operation:

$Rt = Memory_{16}[d+Ra]$
or
$Rt = Memory_{16}[Ra+Rb*Sc]$

Execution Units: Mem

Exceptions: none

LDWZ – Load Wyde, Zero Extend (16 bits)

Description:

Data is loaded from the memory address which is the sum of Ra and an immediate value or the sum of Ra and Rb scaled. The value loaded is zero extended from bit 16 to the machine width.

Formats Supported: RR,RI

Operation:

$Rt = Memory_{16}[d+Ra]$
or
$Rt = Memory_{16}[Ra+Rb*Sc]$

Execution Units: Mem

Exceptions: none

SB – Store Byte (8 bits)

Description:

This instruction stores a byte (8 bit) value to memory. The memory address is calculated as the sum of Ra and an immediate constant OR the sum of Ra and Rb scaled.

Instruction Format:

Operation:

$Memory_8[Ra + immediate] = Rs$

OR

$Memory_8[Ra + Rb*Sc] = Rs$

SBZ – Store Byte and Zero (8 bits)

Description:

This instruction stores a byte (8 bit) value to memory. The memory address is calculated as the sum of Ra and an immediate constant OR the sum of Ra and Rb scaled. After the byte is stored to memory the register is zeroed out.

Instruction Format:

Operation:

$Memory_8[Ra + immediate] = Rs$
$Rs = 0$
OR

$Memory_8[Ra + Rb*Sc] = Rs$
$Rs = 0$

SW – Store Wyde (16 bits)

Description:

This instruction stores a byte (16 bit) value to memory. The memory address is calculated as the sum of Ra and an immediate constant OR the sum of Ra and Rb scaled.

Instruction Format:

Operation:

Memory$_{16}$[Ra + immediate] = Rs

OR

Memory$_{16}$[Ra + Rb*Sc] = Rs

SWZ – Store Wyde and Zero (16 bits)

Description:

This instruction stores a byte (16 bit) value to memory. The memory address is calculated as the sum of Ra and an immediate constant OR the sum of Ra and Rb scaled. After the wyde is stored to memory the register is zeroed out.

Instruction Format:

Operation:

Memory$_{16}$[Ra + immediate] = Rs

Rs = 0

OR

Memory$_{16}$[Ra + Rb*Sc] = Rs

Rs = 0

Flow Control (Branch Unit) Operations

BEQ – Branch if Equal

Description:

> This instruction branches to the target address if the contents of Ra and Rb are equal, otherwise program execution continues with the next instruction. The target address is formed as the sum of Rc and a displacement. If Rc is x63 then the program counter value is used.

Formats Supported: BR

Operation:

> If (Ra = Rb)
> > PC = Rc + Displacement

Execution Units: Branch

Exceptions: none

BGE – Branch if Greater Than or Equal

Description:

> This instruction branches to the target address if the contents of Ra is greater than or equal to Rb, otherwise program execution continues with the next instruction. The values in Ra and Rb are treated as signed values. The target address is formed as the sum of Rc and a displacement. If Rc is x63 then the program counter value is used.

Formats Supported: BR

Operation:

> If (Ra >= Rb)
> > PC = Rc + Displacement

Execution Units: Branch

Exceptions: none

BGEU – Branch if Greater Than or Equal Unsigned

Description:

This instruction branches to the target address if the contents of Ra is greater than or equal to Rb, otherwise program execution continues with the next instruction. The values in Ra and Rb are treated as unsigned values. The target address is formed as the sum of Rc and a displacement. If Rc is x63 then the program counter value is used.

Formats Supported: BR

Operation:

If (Ra >= Rb)
PC = Rc + Displacement

Execution Units: Branch

Exceptions: none

BGT – Branch if Greater Than

Description:

This instruction is an alternate mnemonic for the BLT instruction where the register operands have been swapped.

This instruction branches to the target address if the contents of Ra is less than Rb, otherwise program execution continues with the next instruction. The values in Ra and Rb are treated as signed values. The target address is formed as the sum of Rc and a displacement. If Rc is x63 then the program counter value is used.

Formats Supported: BR

Operation:

If (Ra < Rb)
PC = Rc + Displacement

Execution Units: Branch

Exceptions: none

BGTU – Branch if Greater Than Unsigned

Description:

This instruction is an alternate mnemonic for the BLTU instruction where the register operands have been swapped.

This instruction branches to the target address if the contents of Ra is less than Rb, otherwise program execution continues with the next instruction. The values in Ra and Rb are treated as unsigned values. The target address is formed as the sum of Rc and a displacement. If Rc is x63 then the program counter value is used.

Formats Supported: BR

Operation:

If (Ra < Rb)
    PC = Rc + Displacement

Execution Units: Branch

Exceptions: none

BNE – Branch if Not Equal

Description:

> This instruction branches to the target address if the contents of Ra and Rb are not equal, otherwise program execution continues with the next instruction. The target address is formed as the sum of Rc and a displacement. If Rc is x63 then the program counter value is used.

Formats Supported: BR

Operation:

> If (Ra <> Rb)
>
> > PC = Rc + Displacement

Execution Units: Branch

Exceptions: none

BLE – Branch if Less Than or Equal

Description:

This is an alternate mnemonic for the BGE instruction, where the register operands have been swapped.

This instruction branches to the target address if the contents of Ra is greater than or equal to Rb, otherwise program execution continues with the next instruction. The values in Ra and Rb are treated as signed values. The target address is formed as the sum of Rc and a displacement. If Rc is x63 then the program counter value is used.

Formats Supported: BR

Operation:

If (Ra >= Rb)
        PC = Rc + Displacement

Execution Units: Branch

Exceptions: none

BLEU – Branch if Less Than or Equal Unsigned

Description:

This is an alternate mnemonic for the BGEU instruction, where the register operands have been swapped.

This instruction branches to the target address if the contents of Ra is greater than or equal to Rb, otherwise program execution continues with the next instruction. The values in Ra and Rb are treated as unsigned values. The target address is formed as the sum of Rc and a displacement. If Rc is x63 then the program counter value is used.

Formats Supported: BR

Operation:

If (Ra >= Rb)
        PC = Rc + Displacement

Execution Units: Branch

Exceptions: none

BLT – Branch if Less Than

Description:

This instruction branches to the target address if the contents of Ra is less than Rb, otherwise program execution continues with the next instruction. The values in Ra and Rb are treated as signed values. The target address is formed as the sum of Rc and a displacement. If Rc is x63 then the program counter value is used.

Formats Supported: BR

Operation:

If (Ra < Rb)
$\qquad$ PC = Rc + Displacement

Execution Units: Branch

Exceptions: none

BLTU – Branch if Less Than Unsigned

Description:

This instruction branches to the target address if the contents of Ra is less than Rb, otherwise program execution continues with the next instruction. The values in Ra and Rb are treated as unsigned values. The target address is formed as the sum of Rc and a displacement. If Rc is x63 then the program counter value is used.

Formats Supported: BR

Operation:

If (Ra < Rb)
$\qquad$ PC = Rc + Displacement

Execution Units: Branch

Exceptions: none

JAL – Jump and Link

Description:

This instruction may be used to both call a subroutine and return from it. The address of the instruction after the JAL is stored in the specified return address register (Rt) then a jump to the address specified in the instruction plus an index register value is made. The address range is 32 bits or 4GB. The resulting calculated address is always hexi-byte (16 byte) aligned.

The return address register is assumed to be x1 if not otherwise specified. The JAL instruction does not require space in branch predictor tables.

If x63 is specified for Ra then the current program counter value is used.

Note the branch instructions may also be used to return from a subroutine.

Formats Supported: JAL

Flags Affected: none

Operation:
Rt = PC + 8
PC = Ra + Displacement

Execution Units: Branch

Exceptions: none

Notes:

Floating Point Instructions

Vector Specific Instructions

Arithmetic / Logical

V2BITS

Synopsis

Convert Boolean vector to bits.

Description

The least significant bit of each vector element is copied to the corresponding bit in the target register. The target register is a scalar register.

Instruction Format

47 42	4140	39 36	35 33	32	31 20	19 14	13 8	7	6 0
$21h_6$	$\sim_2$	$\sim_4$	m_3	z	$\sim_{12}$	Va_6	Rt_6	1	$01h_7$

Operation

For x = 0 to VL-1

if (Vm[x])

Rt[x] = Va[x].LSB

else if (z)

Rt[x] = 0

Exceptions: none

VACC - Accumulate

Synopsis

Register accumulation. Rt = Va + Rb

Description

A vector register (Va) and scalar register (Rb) are added together and placed in the target scalar register Rt. Rb and Rt may be the same register which results in an accumulation of the values in the register.

Instruction Format: V2

Operation

for x = 0 to VL - 1

if (Vm[x]) Rt = Va[x] + Rb

Example

```
ldi      x1,#0              ; clear results
vfmul.s v1,v2,v3            ; multiply inputs (v2) times weights (v3)
vfacc.s  x1,v1,x1                 ; accumulate results
fadd.s   x1,x1,x2                 ; add bias (r2 = bias amount)
fsigmoid.s      x1,x1            ; compute sigmoid
```

VASR – Arithmetic Shift Right

Synopsis

Vector signed shift right.

Description

Elements of the vector are shifted right. The most significant bits are loaded with the sign bit.

Operation

For x = 0 to VL-1

if (Vm[x]) Vt[x] = Va[x] >> amt

VBITS2V

Synopsis

Convert bits to Boolean vector.

Description

Bits from a general register are copied to the corresponding vector target register.

Operation

For x = 0 to VL-1

if (Vm[x]) Vt[x] = Ra[x]

Exceptions: none

VCIDX – Compress Index

Synopsis

Vector compression.

Description

A value in a register Ra is multiplied by the element number and copied to elements of vector register Vt guided by a vector mask register.

Operation

$y = 0$

for x = 0 to VL - 1

if (Vm[x])

Vt[y] = Ra * x

y = y + 1

VCMPRSS – Compress Vector

Synopsis

Vector compression.

Description

Selected elements from vector register Va are copied to elements of vector register Vt guided by a vector mask register.

Operation

y = 0

for x = 0 to VL - 1

    if (Vm[x])

        Vt[y] = Va[x]

        y = y + 1

VEINS / VMOVSV – Vector Element Insert

Synopsis

Vector element insert.

Description

A general-purpose register Rb is transferred into one element of a vector register Vt. The element to insert is identified by Ra.

Operation

Vt[Ra] = Rb

Exceptions: none

VEX / VMOVS – Vector Element Extract

Synopsis

Vector element extract.

Description

A vector register element from Vb is transferred into a general-purpose register Rt. The element to extract is identified by Ra.

Operation

Rt = Vb[Ra]

Exceptions: none

VSCAN

Synopsis

.

Description

Elements of Vt are set to the cumulative sum of a value in register Ra. The summation is guided by a vector mask register.

Operation

sum = 0

for x = 0 to VL - 1

Vt[x] = sum

if (Vm[x])

sum = sum + Ra

VSHL – Shift Left

Synopsis

Vector shift left.

Description

Elements of the vector are shifted left. The least significant bits are loaded with the value zero.

Operation

For x = 0 to VL-1

if (Vm[x]) Vt[x] = Va[x] << amt

VSHLV – Shift Vector Left

Synopsis

Vector shift left.

Description

Elements of the vector are transferred upwards to the next element position. The first is loaded with the value zero. This is also called a slide operation.

Operation

For x = VL-1 to Amt

Vt[x] = Va[x-amt]

For x = Amt-1 to 0

Vt[x] = 0

Exceptions: none

VSHR – Shift Right

Synopsis

Vector shift right.

Description

Elements of the vector are shifted right. The most significant bits are loaded with the value zero.

Operation

For x = 0 to VL-1

if (Vm[x]) Vt[x] = Va[x] >> amt

VSHRV – Shift Vector Right

Synopsis

Vector shift right.

Description

Elements of the vector are transferred downwards to the next element position. The last is loaded with the value zero. This is also called a slide operation.

Operation

For x = 0 to VL-Amt

$Vt[x] = Va[x+amt]$

For x = VL-Amt +1 to VL-1

$Vt[x] = 0$

Exceptions: none

VSYNC -Synchronize

Description:

All vector instructions before the VSYNC are completed and committed to the architectural state before vector instructions after the VSYNC are issued. This instruction is used to ensure that the machine state is valid before subsequent instructions are executed.

Memory Operations

VCLDx – Vector Compressed Load

Description:

Formats Supported:

Register Indirect with Displacement

Data is loaded from consecutive memory addresses beginning with the sum of Ra and an immediate value. If the vector mask bit is clear and the 'z' bit is set in the instruction then the corresponding element of the vector register is loaded with zero. If the vector mask bit is clear and the 'z' bit is clear in the instruction then the corresponding element of the vector register is left unchanged (no value is loaded from memory).

Elements are loaded only up to the length specified in the vector length register.

47 42	41 40	39 36	35 33	32	31 20	19 14	13 8	7	6 0
$Const_6$	U_2	Sz_4	m_3	z	$Constant_{12}$	Ra_6	Vt_6	1	$64h_7$

Vm[x]	z	Result
0	0	Vt[x] = Vt[x] (unchanged)
0	1	Vt[x] = 0 (set to zero)
1	0	Vt[x] = memory, sign extended
1	1	Vt[x] = memory, zero extended

Operation:

n = 0
y = 0
for x = 0 to vector length
        if (Vm[x])
                Vt[y] = Memory[d+Ra + n]
                n = n + sizeof precision
                y = y + 1
for y = y to vector length

        Vt[y] = z ? 0 : Vt[y]

Stridden Form

The stridden form works much the same as the register indirect form except that data is loaded from memory locations separated by the stride amount in the stride register.

47 42	41 40	39 36	35 33	32	31 26	25 20	19 14	13 8	7	6 0
$Const_6$	U_2	Sz_4	m_3	z	$Const_6$	Rb_6	Ra_6	Vt_6	1	$65h_7$

Operation:

y = 0
for x = 0 to vector length
        n = Rb * y
        if (Vm[x])
                Vt[y] = Memory[d+Ra + n]
                y = y + 1
for y = y to vector length

        Vt[y] = z ? 0 : Vt[y]

n = 0

Indexed Form

Data is loaded from memory addresses beginning with the sum of Ra and a vector element from Vb.

47 42	41 40	39 36	35 33	32	31 26	25 20	19 14	13 8	7 6	6 0
$Const_6$	U_2	Sz_4	m_3	z	$Const_6$	Vb_6	Ra_6	Vt_6	1	$66h_7$

Operation:

y = 0
for x = 0 to vector length
        if (Vm[x])
                Vt[y] = Memory[d+Ra + Vb[x]]
                y = y + 1
for y = y to vector length

        Vt[y] = z ? 0 : Vt[y]

Exceptions: none

VCSTx – Vector Compressed Store

Description:

Formats Supported:

Register Indirect with Displacement

Data is stored to consecutive memory addresses beginning with the sum of Ra and an immediate

Elements are stored only up to the length specified in the vector length register.

47 42	4140	39 36	35 33	32	31 20	19 14	13 8	7	6 0
$Const_6$	U_2	Sz_4	m_3	z	$Constant_{12}$	Ra_6	Vs_6	1	$74h_7$

Vm[x]	z	Result
1	0	memory = Vs[x]
1	1	memory = Vs[x], Vs[x] = 0

Operation:

n = 0
for x = 0 to vector length
      if (Vm[x])
            Memory[d+Ra + n] = Vs[x]
            if (z) Vs[x] = 0
            n = n + sizeof precision

Stridden Form

The stridden form works much the same as the register indirect form except that data is stored to memory locations separated by the stride amount in the stride register.

47 42	4140	39 36	35 33	32	31 26	25 20	19 14	13 8	7	6 0
$Const_6$	U_2	Sz_4	m_3	z	$Const_6$	Rb_6	Ra_6	Vs_6	1	$75h_7$

Operation:

y = 0
for x = 0 to vector length
      n = Rb * y
      if (Vm[x])
            Memory[d+Ra + n] = Vs[x]
            if (z) Vs[x] = 0
            y = y + 1

Indexed Form

Data is stored to memory addresses beginning with the sum of Ra and a vector element from Vb.

47 42	4140	39 36	35 33	32	31 26	25 20	19 14	13 8	7 6	0
$Const_6$	U_2	Sz_4	m_3	z	$Const_6$	Vb_6	Ra_6	Vs_6	1	$76h_7$

Operation:

y = 0
for x = 0 to vector length
     if (Vm[x])
          Memory[d+Ra + Vb[y]] = Vs[x]
          if (z) Vs[x] = 0
          y = y + 1

Exceptions: none

VLDB – Vector Load Byte

VLDDFQ – Vector Load Decimal Float Quad

VLDFD – Vector Load Float Double

VLDFS – Vector Load Float Single

VLDO – Vector Load Octa

VLDT – Vector Load Tetra

VLDW – Vector Load Wyde

VLDx – Vector Load

Description:

Formats Supported:

Register Indirect with Displacement

47 42	4140	39 36	35 33	32	31 20	19 14	13 8	7	6 0
$Const_6$	U_2	Sz_4	m_3	z	$Constant_{12}$	Ra_6	Vt_6	1	$60h_7$

Data is loaded from consecutive memory addresses beginning with the sum of Ra and an immediate value. If the vector mask bit is clear and the 'z' bit is set in the instruction then the corresponding element of the vector register is loaded with zero. If the vector mask bit is clear and the 'z' bit is clear in the instruction then the corresponding element of the vector register is left unchanged (no value is loaded from memory).

Elements are loaded only up to the length specified in the vector length register.

Vm[x]	z	Result
0	0	Vt[x] = Vt[x] (unchanged)
0	1	Vt[x] = 0 (set to zero)
1	0	Vt[x] = memory, sign extended
1	1	Vt[x] = memory, zero extended

U_2	Unit
0	integer
1	floating-point
2	decimal-float
3	posit

Sz_4	Operation Size
0	byte
1	wyde
2	tetra
3	octa
4	hexi

Operation:

n = 0
for x = 0 to vector length
        if (Vm[x])
                Vt[x] = Memory[d+Ra + n]
        else

$$Vt[x] = z ? 0 : Vt[x]$$
$$n = n + \text{sizeof precision}$$

Stridden Form (VLDS)

The stridden form works much the same as the register indirect form except that data is loaded from memory locations separated by the stride amount in the stride register Rb.

47	42	41	40	39	36	35	33	32	31	26	25	20	19	14	13	8	7	6	0
$Const_6$		U_2		Sz_4		m_3		z	$Const_6$		Rb_6		Ra_6		Vt_6		1	$61h_7$	

Operation:

for x = 0 to vector length
       n = Rb * x
       if (Vm[x])
              Vt[x] = Memory[d+Ra + n]
       else
              Vt[x] = z ? 0 : Vt[x]

Indexed Form

Data is loaded from memory addresses beginning with the sum of Ra and a vector element from Vb.

47	42	41	40	39	36	35	33	32	31	26	25	20	19	14	13	8	7	6	0
$Const_6$		U_2		Sz_4		m_3		z	$Const_6$		Vb_6		Ra_6		Vt_6		1	$62h_7$	

B: 1= Rb is vector register, 0 Rb is scalar register

Operation:

n = 0
for x = 0 to vector length
       if (Vm[x])
              Vt[x] = Memory[d + Ra + Vb[x]]
       else
              Vt[x] = z ? 0 : Vt[x]

Exceptions: none

VSTx – Vector Store

Description:

Formats Supported:

Register Indirect with Displacement

47 42	4140	39 36	35 33	32	31 20	19 14	13 8	7	6 0
$Const_6$	U_2	Sz_4	m_3	z	$Constant_{12}$	Ra_6	Vs_6	1	$70h_7$

Data is stored to consecutive memory addresses beginning with the sum of Ra and an immediate value. If the vector mask bit is clear and the 'z' bit is set in the instruction then the corresponding memory location is set to zero. If the vector mask bit is clear and the 'z' bit is clear in the instruction then the corresponding memory location is left unchanged (no value is stored to memory).

Elements are loaded only up to the length specified in the vector length register.

Vm[x]	z	Result
0	0	memory = memory (unchanged)
0	1	memory = 0 (set to zero)
1	0	memory = Vs[x]
1	1	memory = Vs[x], Vs[x] = zero

U_2	Unit
0	integer
1	floating-point
2	decimal-float
3	posit

Sz_4	Operation Size
0	byte
1	wyde
2	tetra
3	octa
4	hexi

Operation:

n = 0
for x = 0 to vector length
      if (Vm[x])
            memory[d+Ra + n] = Vs[x]
            if (z) Vs[x] = 0

```
        else
                memory[d+Ra + n]  = z ? 0 : memory[d+Ra + n]
        n = n + sizeof precision
```

Stridden Form (VLDS)

The stridden form works much the same as the register indirect form except that data is stored to memory locations separated by the stride amount in the stride register Rb.

47 42	4140	39 36	35 33	32	31 26	25 20	19 14	13 8	7	6 0
$Const_6$	U_2	Sz_4	m_3	z	$Const_6$	Rb_6	Ra_6	Vt_6	1	$71h_7$

Operation:

```
for x = 0 to vector length
        n = Rb * x
        if (Vm[x])
                memory[d+Ra + n] = Vs[x]
        else
                memory[d+Ra + n]  = z ? 0 : memory[d+Ra + n]
```

Indexed Form

Data is stored to memory addresses beginning with the sum of Ra and a vector element from Vb.

47 42	4140	39 36	35 33	32	31 26	25 20	19 14	13 8	7	6 0
$Const_6$	U_2	Sz_4	m_3	z	$Const_6$	Vb_6	Ra_6	Vs_6	1	$72h_7$

B: 1= Rb is vector register, 0 Rb is scalar register

Operation:

```
n = 0
for x = 0 to vector length
        if (Vm[x])
                memory[d + Ra + Vb[x]] = Vs[x]
        else
                memory[d + Ra + Vb[x]] = z ? 0 : memory[d + Ra + Vb[x]]
```

Exceptions: none

Floating Point Instructions