Black Widow

(c) 2022 Robert Finch

Introduction

The BlackWidow ISA and core is the author's attempt at a WEX processing core. The issue width is at least three instructions wide.

Programming Model

Datapath

The data-path is 128 bits wide.

The primary motivation for a 128-bit data path is to support 128-bit decimal floating-point.

Instructions

Instructions are a fixed 40-bits in size. More detail on instructions is given in the instruction set description section below.

General Purpose Registers – GPRs

The ISA provides for 64 general purpose registers. RO always contains the value zero. The GPRs store either integer or floating-point data. This is referred to as a *unified* register file.

Predicate Registers

The ISA has 64 predicate registers P0 to P63. A predicate is specified for every instruction and the instruction will execute only if the predicate is true. Predicate zero is always false. Predicate one is always true.

Floating-Point Format

The floating-point format is an 80-bit extended precision decimal format with the following layout:

79	78 70	69 0
Sign	Exponent	Significand
1 bit	9 bits	70 bits

The sign bit is zero for negative, or one for positive numbers

The exponent is a power of ten exponent represented as a binary number, the exponent range is -255 to +256. The exponent bias value is 255.

The significand is a group of seven, ten-bit densely-packed-decimal values. This provides 21 significant digits. There are no hidden bits. There is one whole digit before the decimal point.

Infinity is represented as an exponent of all ones and a zero significand.

Nans are represented as an exponent of all ones and a non-zero significand.

Instruction Set Description

Instruction Formats

В	Opcode ₆	Fund	C ₆ ~ ₃	Rb ₆	Ra ₆	Rt ₆	Pr ₆	
В	Opcode ₆		Immediate ₁₅		Ra ₆	Rt ₆	Pr ₆	
В	Opcode ₆	Op ₃	Imme	ediate ₁₂	Ra ₆	Rt ₆	Pr ₆	SETI / SETUI
В	Opcode ₆	Op₃	Pt2 ₆	Pt1 ₆	Rb ₆	Ra ₆	Pr ₆	CMP
В	Opcode ₆	Op₃	Pt2 ₆	Pt1 ₆	Imm ₆	Ra ₆	Pr ₆	CMPI
В	Opcode ₆			Displaceme	nt ₂₇		Pr ₆	BRA / BSR
В	Opcode ₆			Immediate	27		Pr ₆	CON1/2/3

Opcode Maps

Major Opcode₆

	0	1	2	3	4	5	6	7
0x	0	1	2	3	4	5	6	7
	SYS	MOD	{R2}	{FLT}	ADDI	SUBFI		
	8	9	10	11	12	13	14	15
	ANDI	ORI	XORI		MULI	BNZ	BZ	BSR
1x	16	17	18	19	20	21	22	23
	CMP	CMPU	FCMP	CMP	CMPI	CMPUI	FCMPI	CMPI
	24	25	26	27	28	29	30	31
	FDP	FFDP			SETI	SETUI	FSETI	
2x	32	33	34	35	36	37	38	39
	LDB	LDBU	LDW	LDWU	LDT	LDTU	LDO	LDOU
	40	41	42	43	44	45	46	47
			LDH	LDHR				
3x	48	49	50	51	52	53	54	55
	STB	STW	STT	STO		STH	STHC	
	56	57	58	59	60	61	62	63
				CON4	NOP	CON1	CON2	CON3

Opcode 2, Major Func₆

	0	1	2	3	4	5	6	7
0x	0	1	2	3	4	5	6	7
	SLL	SRL	SRA		ADD	SUB		
	8	9	10	11	12	13	14	15
	AND	OR	XOR		MUL	JMP		
1x	16	17	18	19	20	21	22	23
	NAND	NOR	XNOR					
	24	25	26	27	28	29	30	31
					SET	SETU	FSET	
2x	32	33	34	35	36	37	38	39
	LDBX	LDBUX	LDWX	LDWUX	LDTX	LDTUX	LDOX	LDOUX
	40	41	42	43	44	45	46	47
			LDHX	LDHRX				LDCHK
3x	48	49	50	51	52	53	54	55
	STBX	STWX	STTX	STOX		STHX	STHCX	
	56	57	58	59	60	61	62	63
								REG

ALU Operations

ADD, ADDI – Addition

Description:

Add two source operands and place the result in the target register. The immediate constant is sign extended to the machine width. The operands are treated as signed two-complement numbers.

Instruction Formats:

39	38	33	32	27	26	24	23	18	17	12	11	6	5	0
В	2	6	4	l 6	•	3	R		R	$b_{\scriptscriptstyle 6}$	Ra	16	F	Rt ₆
В	4	6				lm	m ₂₁				Ra		F	Rt ₆

Exceptions: none

Execution Units: All ALUs

AND, ANDI – Bitwise And

Description:

Bitwise and two source operands and place the result in the target register. The immediate constant is sign extended to the machine width.

Instruction Formats:

39	38	33	32	27	26	24	23	18	17	12	11	6	5	0
В	26		8	6	,	3	R	C ₆		b_6	Ra			Rt_6
В	86	5				lm	m ₂₁				Ra	16		Rt ₆

Exceptions: none

CMP,CMPI – Compare

Description:

Compare two source operands for a specified relationship. Set Rt to true if the relationship is true. Otherwise set Rt false.

Instruction Formats:

39	38	33	32 30	29	24	23	18	17	12	11	6	5	0	
В	Opcode ₆ Op ₃		`	~6 ~6		Rb_6		Ra ₆		Rt ₆				
В	Opc	ode ₆	Op ₃		•	Imm ₁₈					3 6		Rt ₆	

Op ₃	
0	LT
1	GE
2	LE
3	GT
4	EQ
5	NE
6	ВС
7	BS

Opcode ₆	
16	CMP
17	CMPU
18	FCMP
20	CMPI
21	CMPUI
22	FCMPI

Exceptions: none

Execution Units: All ALUs

CSR – Control and Special Register Access

Description:

Read or write CSR registers.

Instruction Formats:

39	35	34	30	2928	2726	25	16	15	11	10	6	5	0
2	5	1	5 ₅	Op ₂	M_2		CSR ₁₀	R	a ₅	Rt	5	Pr	ed_6

Op ₂	Operation
0	Read CSR
1	Write CSR
2	Set CSR bits
3	Clear CSR bits

MUL – Multiply

Description:

Multiply two source operands and place the result in the target register. The immediate constant is sign extended to the machine width. The operands are treated as signed two-complement numbers. If the REG prefix is used then the high order product bits are available in the specified target register of the REG prefix.

Instruction Formats:

39	38 33	32 27	26	24	23	18	17	12	11	6	5	0
В	26	126	•	3	R	C 6	R		Ra			Rt ₆
В	126			lm		Ra			Rt ₆			

Op₃	Operation Performed
0	signed multiply
1	unsigned multiply
2	signed by unsigned multiply
3	
4	(a * b) + (c * d) signed dot product, requires reg prefix
5	-((a *b) + (c * d)) negate signed dot product
6	(a * b) – (c * d)
7	-((a * b) - (c * d))

Exceptions: none

Execution Units: ALU #0 Only

OR – Bitwise Or

Description:

Bitwise or two source operands and place the result in the target register. The immediate constant is sign extended to the machine width.

Instruction Formats:

39	38	33	32	27	26	24	23	18	17	12	11	6	5	0
В	26		9	6	`	3	R	C ₆		b_6	Ra	16		Rt ₆
В	96	5	Imm ₂₁									16		Rt ₆

Exceptions: none

SLL – Shift Left Logical

Description:

Shift the value in Ra to the left by the number of bits specified in the second source operand. Zeros are shifted into the least significant bits.

If the extended precision 'e' bit is set in the instruction then bits from the Ra register of the following REG instruction will be shifted into the low order bits. Bits shifted out of the high order bits will be placed in the Rt register of the following REG instruction.

Instruction Formats:

39	38	33	32	27	26	25	24	23	18	17	12	11	6	5	0
В	26		0	6	0	е	2	~	,	R	b ₆	Ra	1 6	R	t ₆
В	26		0	6	1	е		~6		Imme	ed ₇	Ra	16	R	t ₆

Exceptions: none

Execution Units: All ALUs

SRA – Shift Right Arithmetic

Description:

Shift the value in Ra to the right by the number of bits specified in the second source operand. The sign bit is preserved in the most significant bit.

Instruction Formats:

39	38	33	32	27	26	25	24	23	18	17	12	11	6	5	0
В	2	6	2	6	0	е	2	~	6	R	b 6	Ra	16	R	t ₆
В	26		2	6	1	е		~6		Imme	- (1-7	Ra		R	t ₆

Exceptions: none

Execution Units: ALU #0 Only

SRL – Shift Right Logical

Description:

Shift the value in Ra to the right by the number of bits specified in the second source operand. Zeros are shifted into the most significant bits.

Instruction Formats:

39	38	33	32	27	26	25	24	23	18	17	12	11	6	5	0
В	B 2 ₆		1	6	0	е	2	~	6	R	b ₆	Ra	1 6	R	t ₆
В	26		1	6	1	е		~6		Imme	ed ₇	Ra	1 6	R	t ₆

Exceptions: none

Execution Units: ALU #0 Only

SUB - Subtract

Description:

Subtract source operand B from operand A and place the result in the target register.

Instruction Formats:

39	38	33	32	27	26	24	23	18	17	12	11	6	5	0
В	26		6.0	9 ₆		3	R	C ₆	Rl	0 6	Ra	16	F	Rt_6

Exceptions: none

SUBFI - Subtract From

Description:

Subtract source operand A from operand B and place the result in the target register.

Instruction Formats:

39	38	33	32	27	26	24	23	18	17	12	11	6	5	0
В	5	6				lm	m ₂₁				Ra	6	F	Rt ₆

Exceptions: none

Execution Units: All ALUs

XOR – Bitwise Exclusive Or

Description:

Bitwise exclusive or two source operands and place the result in the target register. The immediate constant is sign extended to the machine width.

Instruction Formats:

_	39	38	33	32	27	26	24	23	18	17	12	11	6	5	0
	В	26		10	06	~	3	R	C 6	R	b_6	Ra	16	F	Rt ₆
	В	10 ₆ Imm ₂₁								Ra	16	F	Rt ₆		

Exceptions: none

Program Flow Control Operations

BNZ - Branch if Non-Zero

Description:

Branches to the target address if Ra is non-zero. The target address is the sum of a displacement specified in the instruction and the current instruction pointer.

Instruction Format:

_	39	38	33	34	6	5	5 0
	В	13	6		Displacement ₂₇		Ra_6

Operation:

BRA - Branch

Description:

Branches to the target address. The target address is the sum of a displacement specified in the instruction and the current instruction pointer.

Instruction Format:

_	39	38	33	34	6	5	0
	В	14	6		Displacement ₂₇	() ₆

Operation:

BSR – Branch to Subroutine

Description:

Branches to the target address if the qualifying predicate is true. The target address is the sum of a displacement specified in the instruction and the current instruction pointer. The address of the next instruction is stored in register R1.

Instruction Format:

39	38 33	34	6	5 0
В	156	Displacemer	t ₂₇	Rt ₆

Operation:

Rt = next IP IP = IP + Displacement

BZ – Branch if Zero

Description:

Branches to the target address if Ra is zero. The target address is the sum of a displacement specified in the instruction and the current instruction pointer.

Instruction Format:

39	38	33	34	6	5	0
В	146		Displacement ₂₇		R	. a ₆

Operation:

if (Ra)

IP = IP + Displacement

JMR – Jump to Register

Description:

This instruction performs a jump to a target address specified in register Ra. The return address is stored in register Rt. This instruction may be used to return from a subroutine.

Instruction Formats:

В	26	136	~9 ~6	Ra_6	Rt ₆

Exceptions: none

Execution Units: Branch

NOP – No Operation

Description:

No operation is performed by this instruction.

Instruction Format:

39	38	33	34	6	5	0
В	60) ₆	~33			

Operation: none

Exceptions: none

Execution Units: Branch

Memory Operations

LDB - Load Byte

Description:

Load a byte from memory and sign extend the value to the machine width. The address is either the sum of register Ra and Rb, or the sum of Ra and an immediate value.

Instruction Formats:

39	38	33	32	27	26	24	23	18	17	12	11	6	5	0
В	26		32	26	2	3	R	C ₆	RI	b ₆	Ra	6		Rt ₆
В	326					lm	m ₂₁				Ra	6		Rt ₆

Exceptions: none

Execution Units: All Memory

LDBU – Load Unsigned Byte

Description:

Load a byte from memory and zero extend the value to the machine width. The address is either the sum of register Ra and Rb, or the sum of Ra and an immediate value.

Instruction Formats:

39		33	32	27	26	24	23	18	17	12	11	6	5	0
В	3 26		33	-	2	3	R	C 6	Rl) 6	Ra	6	F	Rt ₆
В	336					lm	m ₂₁				Ra		ı	Rt ₆

Exceptions: none

LDH – Load Hexi

Description:

Load a hexi-byte value from memory and sign extend the value to the machine width. The address is either the sum of register Ra and Rb, or the sum of Ra and an immediate value.

Instruction Formats:

39	9	38	33	32	27	26	24	23	18	17	12	11	6	5	0
В	3	26		42	26	,	3	R	C ₆	R	b ₆	Ra	16		Rt ₆
В		42	26				lm	m ₂₁				Ra	16		Rt ₆

Exceptions: none

LDO - Load Octa

Description:

Load a octa from memory and sign extend the value to the machine width. The address is either the sum of register Ra and Rb, or the sum of Ra and an immediate value.

Instruction Formats:

_	39	38	33	32	27	26	24	23	18	17	12	11	6	5	0
	В	26		38		^	3	R	C ₆	R	b ₆	Ra	16		Rt ₆
Ī	В	38					lm	m ₂₁	•			Ra	16		Rt ₆

Exceptions: none

Execution Units: All Memory

LDOU - Load Octa Unsigned

Description:

Load an octa from memory and zero extend the value to the machine width. The address is either the sum of register Ra and Rb, or the sum of Ra and an immediate value.

Instruction Formats:

	39	38	33	32	27	26	24	23	18	17	12	11	6	5	0
ſ	В	26		39	96	^	3	R	C ₆	R	b ₆	Ra	16		Rt ₆
ſ	В	39	6			•	lm	m ₂₁	•			Ra	16		Rt ₆

Exceptions: none

Execution Units: All Memory

LDT - Load Tetra

Description:

Load a tetra from memory and sign extend the value to the machine width. The address is either the sum of register Ra and Rb, or the sum of Ra and an immediate value.

Instruction Formats:

_	39	38	33	32	27	26	24	23	18	17	12	11	6	5	0
	В			30	66	•	3	R	C ₆	R	0 6	Ra		R	t ₆
	В	36	6					m ₂₁				Ra	16	R	t ₆

Exceptions: none

LDTU - Load Unsigned Tetra

Description:

Load a tetra from memory and zero extend the value to the machine width. The address is either the sum of register Ra and Rb, or the sum of Ra and an immediate value.

Instruction Formats:

39	38 33	32 27	26 24	23 18	17 12	11 6	5 0
В	26	37 ₆	~3	Rc_6	Rb ₆	Ra ₆	Rt ₆
В	376		lm	m ₂₁		Ra ₆	Rt ₆

Exceptions: none

Execution Units: All Memory

LDW - Load Wyde

Description:

Load a wyde from memory and sign extend the value to the machine width. The address is either the sum of register Ra and Rb, or the sum of Ra and an immediate value.

Instruction Formats:

	39	38	33	32	27	26	24	23	18	17	12	11	6	5	0
ſ	В	26		34	4 ₆	^	3	R	C ₆	R	b ₆	Ra	16		Rt ₆
ſ	В	34		•	lm	m ₂₁		•	•	Ra	16		Rt ₆		

Exceptions: none

Execution Units: All Memory

LDWU - Load Unsigned Wyde

Description:

Load a wyde from memory and zero extend the value to the machine width. The address is either the sum of register Ra and Rb, or the sum of Ra and an immediate value.

Instruction Formats:

39	38	33	32	27	26	24	23	18	17	12	11	6	5	0
В			3!		2	3	R	C ₆	Rl) 6	Ra		R	t ₆
В	35	6				lm	m ₂₁				Ra		R	t ₆

Exceptions: none

STB – Store Byte

Description:

Store a byte to memory from register Rs. The address is either the sum of register Ra and Rc, or the sum of Ra and an immediate value. Rc must be specified using the REG prefix.

Instruction Formats:

39	38	33	32	27	26	24	23	18	17	12	11	6	5	0
В	26		48	86				Rc ₆		Rb ₆		Ra ₆		Rs_6
В	48	6				lm	m ₂₁				Ra	16		Rs_6

Exceptions: none

Execution Units: Memory #0

STH – Store Hexi

Description:

Store a hexi-byte to memory from register Rs. The address is either the sum of register Ra and Rc, or the sum of Ra and an immediate value. Rc must be specified using the REG prefix.

Instruction Formats:

3	39	38	33	32	27	26	24	23	18	17	12	11	6	5	0
	В	26		5	3 6	^	Rc ₆		Rb ₆		Ra ₆		Rs ₆		
	В	53 ₆ Imm ₂₁									Ra	16	Rs ₆		

Exceptions: none

Execution Units: Memory #0

STO - Store Octa

Description:

Store an octa to memory from register Rs. The address is either the sum of register Ra and Rc, or the sum of Ra and an immediate value. Rc must be specified using the REG prefix.

Instruction Formats:

	39	38	33	32	27	26	24	23	18	17	12	11	6	5	0
	В	26		5:	16 ~3			Rc ₆		Rb ₆		Ra ₆		Rs ₆	
ſ	В	51 ₆ Imm ₂₁									Ra	16	Rs ₆		

Exceptions: none

Execution Units: Memory #0

STT – Store Tetra

Description:

Store a tetra to memory from register Rs. The address is either the sum of register Ra and Rc, or the sum of Ra and an immediate value. Rc must be specified using the REG prefix.

Instruction Formats:

_	39	38	33	32	27	26	24	23	18	17	12	11	6	5	0
	В	26		50	06	~	3	Rc ₆		Rb ₆		Ra ₆		Rs ₆	
ſ	В	50 ₆ Imm ₂₁								•	Ra	16	F	Rs_6	

Exceptions: none

Execution Units: Memory #0

STW - Store Wyde

Description:

Store a wyde to memory from register Rs. The address is either the sum of register Ra and Rc, or the sum of Ra and an immediate value. Rc must be specified using the REG prefix.

Instruction Formats:

_	39	38	33	32	27	26	24	23	18	17	12	11	6	5	0
	В	26		49	96	~	3	Rc ₆		Rb ₆		Ra ₆		Rs ₆	
	В	49 ₆ Imm ₂₁								Ra	16	Rs ₆			

Exceptions: none

Execution Units: Memory #0

Special Operations

CARRY – Carry Modifier

Description:

This instruction indicates where there are carries into and out of following instructions for up to eight instructions.

Instruction Formats:

2 ₅ 30 ₅ 7 ₃	IO ₇ IO ₆	IO ₅ IO ₄	1O ₃ 1O ₂	IO ₁ IO ₀	Rt ₅	Pred ₆
---	---------------------------------	---------------------------------	---------------------------------	---------------------------------	-----------------	-------------------

10	
0	no carries
1	input carry
2	output carry
3	input and output carry

Exceptions: none

CON - Constant Prefix

Description:

Add constant bits to the following instruction. Constants are extended from bit 18 of the constant. There may be multiple constant prefixes present to extend the constant up to 128 bits.

The compare instruction has only a 18-bit immediate field. So that the constant prefix may be used with the compare instruction it extends from bit 18. The constant prefix is simplified by fixing which bit it extends from. It would be too much hardware for the value to vary which bit is extended according to the instruction.

Breaks should not be inserted in the middle of constants for proper operation.

Instruction Formats:

39	38	33	34			6	5	0
В	6:	16		Immediate _{50.}	.18			
В	62	26		Immediate _{84.}	.51			
В	63	3 ₆		Immediate ₁₁₇	85			
В	59	96						

Exceptions: none

Execution Units: All Decoders

REG – Fetch Registers

Description:

This instruction fetches two more operands to be used in the following instruction and provides an additional target register. This instruction is used for indexed stores, multiply and add and fused dot product instructions.

Instruction Format:

39	- ≺ × -	33	32	27	26	24	23	18	17	12	11	6	5	0
В	26		63 ₆			Rb ₆		Ra ₆		Rt ₆		Pred ₆		
В	636						R	a ₆	Rt	6	Pro	ed_6		