

TLB for 64-bit processor

# rfTLB

Robert Finch

---

# Goals / Requirements

- Parameterized
- Hardware or Software managed
- Eight-byte PTEs
- 64-bit virtual address space
- 48 (or more) bit physical address space
- LRU or random replacement policy (parameter)
- 4-way associative (parameter)
- 8kB / 8MB / 8GB page sizes
- Low resource usage

## Hardware or Software Managed

Many systems frugal with resources will use a software managed TLB, while high performance systems will use a hardware managed TLB. A software managed TLB requires an interface for a control processor (CPU). A hardware managed TLB requires an interface to the page table walker (PTW).

## Eight-byte PTEs

PTEs must fit evenly into a page which is a power-of-two in size. This is necessary otherwise computing the address of the PTE for a corresponding virtual address becomes very challenging.

The PTE must support at least at 48-bit physical address space. That means the PTE requires at least 35 bits just to represent the address.

## 64-bit Virtual Address Space

Address space requirements continue to grow. 64-bit machines require a large address space.

## 48-bit Physical Address Space

## LRU Replacement Policy

LRU (least recently used) replacement policy replacement the least recently used TLB entry with a new mapping. This is one of the better options for simplicity and performance.

## 8kB / 8MB / 8GB page sizes

## Design

1024 entries fit into an 8kB page, therefore 10 address bits from the virtual address are absorbed for each page table level.

Translations are disabled while the TLB is updated. This allows the use of single ported memory to access the TLB.

The core has a WISHBONE bus interface to access the TLB programmatically.

Since a TLB entry is 128-bits and the bus size is only 64-bits, the TLB entries are accessible in an indirect fashion so that the entire TLB entry may be updated or read in the TLB as a single unit. The TLB entry is set up in a holding register, the entry number and way to update are specified in another register. If bit 31 is set while writing to the entry number register the TLB entry in the holding register is transferred to the TLB.

To read a TLB entry specify the entry number in register 28h with bit 30 set then read the value from the TLBE registers.

Note that for LRU operation the highest way should be used to update an entry in the TLB. LRU operates by shifting data from next higher way into the current way. Data in the lowest way is lost. The second highest way may be used if it is desired to keep the translations in the highest way.

## Operation

### Reset

On reset TLB entries are set up to be able to access the system boot ROM / RAM and I/O. This initialization is done in the `tlb_reset_machine.sv` file. The last 64-pages of virtual memory are set to map 1:1 to the last 64 pages of physical memory. This file may need to be modified to suit the system.

Once `rst_busy` is no longer active, addresses may be translated.

# Registers

Register		Description
00h	TLBE[63:0]	Low order 64-bits of TLBE (PTE)
08h	TLBE[127:64]	High order 64-bits of TLBE
10h		reserved
18h		reserved
20h	ENTRY_NO	TLB entry number and way to update. Bit 0 to 15 specify the entry number Bit 16 to 23 specify the way. Bit 31 indicates to update the TLB with the TLBE Bit 30 indicates to read the TLBE from the TLB

## TLB Entry Format

The low order 64-bits of the TLBE are a copy of the PTE. The high order 64-bits are used for matching the virtual address with the physical address.

31	ASID <sub>15...0</sub>	L	NRU	Count <sub>4</sub>	0	VPN <sub>50...41</sub>
VPN <sub>40...9</sub>						

V	~	LVL <sub>3</sub>	RGN <sub>3</sub>	M	A	T	S	G	SW <sub>3</sub>	CACHE <sub>2</sub>	U <sub>1</sub>	URWX <sub>3</sub>	~ <sub>3</sub>	PPN <sub>38...32</sub>
PPN <sub>31...0</sub>														

Field	Size	Purpose
<b>PPN</b>	39	Physical page number
<b>URWX</b>	3	User read-write-execute
<b>U</b>	1	1=user page
<b>CACHE</b>	2	Cache location bits
<b>SW</b>	3	OS software usage
<b>G</b>	1	1=global translation
<b>S</b>	1	1=shortcut page
<b>T</b>	1	1 = PTP, 0 = PTE
<b>A</b>	1	1=accessed/used
<b>M</b>	1	1=modified
<b>RGN</b>	3	Memory region select
<b>LVL</b>	3	0 to 7 indicates level of page table
<b>~</b>	1	Reserved bit
<b>V</b>	1	1 if entry is valid, otherwise 0

Field	Size	Purpose
<b>VPN</b>	42	Virtual page number
<b>Count</b>	4	Invalidation count
<b>NRU</b>	1	Not recently used indicator
<b>L</b>	1	Locked entry flag
<b>ASID</b>	16	Address Space Identifier

## PPN

The physical page number of 39 bits is sufficient to specify a 52-bit physical address. The low order 13 bits of the address pass through unaltered.

## Count

The count field of the TLBE is used in invalidating the entire TLB. The count field must match the invalidate count (iv\_count) input for the TLBE to be considered valid. To invalidate the entire TLB increment the input iv\_count field and use the new value for new entries. Existing translations will no longer match. It is still necessary to step through the TLB invalidating old entries, but does not need to be done immediately.

## L – Locked Entry

The 'L' bit of the TLBE is reserved for use to indicate a locked entry. Locked entries may not be updated.

# Signal Description

Signal	Width	Dir.	
clk	I	I	Core clock
bus		I/O	WISHBONE bus interface (includes reset)
idle	I	I	Indicates that an external machine is idling waiting for misses
paging_en	I	I	Enables paging to take place, the TLB valid signal will not be active unless paging is enabled.
cs_tlb	I	I	Circuit select for the TLB registers
iv_count	4	I	Invalidation count, used when invalidating the entire TLB
store_i	I	I	Indicates that a memory store operation is taking place. Used to update the modified flag. This should be supplied with the virtual address.
id	8	I	A generic identifier, propagated to the miss_id on a miss, could be a buffer index.
asid	16	I	The current ASID for the system
vadr	32+	I	Virtual address to translate
vadr_v	I	I	Indicates a valid virtual address is present
padr	32+	O	The physical address for the corresponding virtual one.
padr_v	I	O	Indicates the physical address is valid. Note this signal does not indicate translation is complete. See the tlb_v signal.
tlb_v	I	O	Indicates that the translation is complete and valid.
missack	I	I	Indicates that the miss has registered externally
miss_adr_o	32+	O	The miss address (pipelined version of vad)
miss_asid_o	16	O	The asid for the corresponding miss
miss_id_o	8	O	From the id field
tlb_entry	128	O	The TLB entry selected for the translation
rst_busy	I	O	Indicates the TLB is resetting.
empty		O	Indicates that the currently selected set contains empty TLBEs

paging\_en should be zero to disable paging while the TLB is updated or read.

## Limits

64k Entries

256 ways

Since the TLB may be used in a hash table system, it is allowed a large number of entries.

A realistic limit is probably four to eight ways. Each way uses more memory and reads in parallel with other ways.

## WISHBONE Compatibility Datasheet

WISHBONE Datasheet		
WISHBONE SoC Architecture Specification, Revision B.3		
Description:	Specifications:	
General Description:	Translation Lookaside Buffer (TLB core)	
Supported Cycles:	SLAVE, READ / WRITE SLAVE, READ-MODIFY-WRITE	
Data port, size:	64 bit	
Data port, granularity:	64 bit	
Data port, maximum operand size:	64 bit	
Data transfer ordering:	Little Endian	
Data transfer sequencing	any (undefined)	
Clock frequency constraints:	none	
Supported signal list and cross reference to equivalent WISHBONE signals	Signal Name: Bus.resp.ack_i Bus.req.adr_o(31:0) clk bus.resp.dat(63:0) bus.req.dat(63:0) bus.req.cyc bus.req.stb bus.req.we bus.req.sel(7:0)	WISHBONE Equiv. ACK_I ADR_O() CLK_I DAT_I() DAT_O() CYC_O STB_O WE_O SEL_O
Special Requirements:		