

[Draw your reader in with an engaging abstract. It is typically a short summary of the document. When you're ready to add your content, just click here and start typing.]

Thor2023

[Document subtitle]

Robert Finch

Table of Contents

RF65000.....	Error! Bookmark not defined.
CC - Condition Codes Register Group	8
SR - Status Register	9
AC – Application Control Register.....	10
VB – Vector Base Register	10
Exceptions.....	12
Instruction Descriptions	28
Major Opcode	28
Operand Sizes	31
Arithmetic Operations.....	32
ABS – Absolute Value.....	32
ADC – Add with Carry	Error! Bookmark not defined.
ADD - Addition	34
AND – Bitwise And.....	35
BIT – Bitwise And.....	36
CMP - Comparison	38
CSR – Control and Special Registers Operations	41
DIVS – Signed Division	42
DIVU – Unsigned Division.....	43
EOR – Bitwise Exclusive Or	44
LOADQ – Load Quick Immediate.....	45
MULS – Multiply Signed	47
MULU – Unsigned Multiplication.....	48
OR – Bitwise Or.....	51
SUB - Subtraction	52
Floating-Point Operations	53
FCMP - Comparison	53
Bit Manipulation Operations.....	64
BCLR – Clear Bit.....	68
BCHG – Change Bit	69
BPCHG – Change Bit Pair.....	Error! Bookmark not defined.
BPCLR – Clear Bit Pair	Error! Bookmark not defined.
BPTST – Test Bit Pair	Error! Bookmark not defined.

BSET – Set Bit.....	70
BTST – Test Bit.....	Error! Bookmark not defined.
Shift and Rotate Operations	73
ASL – Arithmetic Shift Left	73
ASR – Arithmetic Shift Right.....	74
LSL – Logical Shift Left.....	76
LSR – Logical Shift Right	77
ROL – Rotate Left	78
ROLC – Rotate Left through Carry	Error! Bookmark not defined.
ROR – Rotate Right	79
RORC – Rotate Right through Carry.....	Error! Bookmark not defined.
SWAP – Swap register halves	Error! Bookmark not defined.
Flow Control Instructions	83
ATRAP – Application Trap	Error! Bookmark not defined.
Bcc – Conditional Branch.....	84
BRA – Unconditional Branch.....	86
BRK – Breakpoint.....	86
BSR – Branch to Subroutine.....	86
DBcc – Decrement and Branch.....	87
JMP – Jump to Address	88
JSR – Jump to Subroutine.....	89
RTI – Return From Interrupt.....	91
ARTI – Application Return from Interrupt.....	Error! Bookmark not defined.
RTS – Return from Subroutine	Error! Bookmark not defined.
TRAP – Trap.....	92
TRAPV – Trap on Overflow.....	Error! Bookmark not defined.
Memory Operations	93
Flag Updates	Error! Bookmark not defined.
LOAD Rn,<sea>	99
LOAD Reglist,<sea>.....	Error! Bookmark not defined.
PEA <ea>	Error! Bookmark not defined.
STORE Rn,<dea>	105
STORE #imm,<dea>.....	Error! Bookmark not defined.
STORE Reglist,<dea>.....	Error! Bookmark not defined.

Thor2023

Nomenclature

The ISA refers to primitive object sizes following the convention suggested by Knuth of using Greek.

Number of Bits		Instructions	Comment
8	byte	LDB, STB	UTF8 usage
16	wyde	LDW, STW	
24	char	LDC, STC	UTF24 usage
32	tetra	LDT, STT	
40	penta	LDP, STP	Instruction size
64	octa	LDO, STO	
96		LDN, STN	

The register used to address instructions is referred to as the instruction pointer or IP register. The instruction pointer is a synonym for instruction pointer or PC register.

Endian

Thor2023 is a little-endian machine. The difference between big endian and little endian is in the ordering of bytes in memory. Bits are also numbered from lowest to highest for little endian and from highest to lowest for big endian.

Shown is an example of a 32-bit word in memory.

Little Endian:

Address	3	2	1	0
Byte	3	2	1	0

Big Endian:

Address	3	2	1	0
Byte	0	1	2	3

For Thor2023 the root opcode is in byte zero of the instruction and bytes are shown from right to left in increasing order. As the following table shows.

Address 3	Address 2	Address 1	Address 0
Byte 3	Byte 2	Byte 1	Byte 0



31	24	23	16	15	8	7	5	4	0
Constant ₈		Raspec ₈		Rtspec ₈		Sz ₃		Opcode ₅	

Programming Model

Register File

Rn – General Purpose Registers

The register file contains 64 96-bit general purpose registers. The register file is *unified*; register may hold integer or floating-point values. The stack pointer is banked with a separate stack pointer for each operation mode.

Regno	ABI	ABI Usage	
0	0	Always zero	
1	A0	First argument / return value register	
2	A1	Second argument / return value register	
3	T0	Temporary register, caller save	
4	T1	Temporary register	
5	T2	Temporary register	
6	T3	Temporary register	
7	T4	Temporary register	
8	T5	Temporary register	
9	T6	Temporary register	
10	T7	Temporary register	
11	T8	Temporary register	
12	T9	Temporary register	
13	S0	Saved register, register variables	
14	S1	Saved register	
15	S2	Saved register	
16	S3	Saved register	
17	S4	Saved register	
18	S5	Saved register	
19	S6	Saved register	
20	S7	Saved register	
21	S8	Saved register	
22	S9	Saved register	
23	A2	Third argument register	
24	A3	Argument register	
25	A4	Argument register	
26	A5	Argument register	
27	A6	Argument register	
28	A7	Argument register	
29	A8	Argument register	
30	A9	Argument register	
31			

32	M0	Vector mask	
33	M1	Vector mask	
34	M2	Vector mask	
35	M3	Vector mask	
36	M4	Vector mask	
37	M5	Vector mask	
38	M6	Vector mask	
39	M7	Vector mask	
40			
41			
42			
43			
44			
45			
46			
47			
48			
49			
50			
51			
52			
53	PC	Program counter / Status Register	
54	SC	Stack canary; a LOAD does CCHK	
55	LC	Loop counter	
56	LR0	Subroutine link register #0; branch subroutine specific	
57	LR1	Subroutine link register #1	
58	LR2	Subroutine link register #2	
59	LR3	Subroutine link register #3	
60	GP1	Global Pointer #1	
61	GP0	Global Pointer #0	
62	FP	Frame Pointer	
63	SP	Stack Pointer	
63	ASP	Application Stack pointer	
63	SSP	System Stack pointer	

	AC	Application Control Register	
--	----	------------------------------	--

Predicate Registers

The original Thor machine had 16 four-bit dedicated predicate registers. Thor2023 by contrast stores predicate conditions in general purpose registers. Any GPR may be used to hold values used in predication. Original Thor predicates were a prefix byte containing the predicate register and condition present for every instruction. This has been superseded using the predicate instruction modifier, PRED, which allows up to eight following instructions to be predicated in the same manner. The PRED modifier is more storage efficient than predicating every instruction with predicate bits as most instructions do not require predication.

Mask Registers (m0 to m7)

Mask registers are used to mask off vector operations so that a vector instruction doesn't perform the operation on all elements of the vector. Vector instructions (loads and stores) that don't explicitly specify a mask register assume the use of mask register zero (m0). Mask registers are a subset of the general-purpose register array, allowing instructions that operate on GPRs to operate on the mask registers.

Thor2022 had dedicated mask registers leading to additional instructions required to manipulate them.

Register	Tag	Usage
m0	88	contains all ones by convention
m1	89	
m2	90	
m3	91	
m4	92	
m5	93	
m6	94	
m7	95	

Vector Length (VL register)

The vector length register controls how many elements of a vector are processed. The vector length register may not be set to a value greater than the number of elements supported by hardware. After the vector length is set a SYNC instruction should be used to ensure that following instructions will see the updated version of the length register.

Vector length has register tag #87.

15	8	7	0
0	Elements _{7..0}		

Code Address Registers

Many architectures have registers dedicated to addressing code. Almost every modern architecture has a program counter or instruction pointer register to identify the location of

instructions. Many architectures also have at least one link register or return address register holding the address of the next instruction after a subroutine call. There are also dedicated branch address registers in some architectures. These are all code addressing registers.

The original Thor lumped these registers together in a code address register array.

LRn – Link Registers

There are four registers in the Thor2023 architecture reserved for subroutine linkage. These registers are used to store the address of the calling instruction. They may be used to implement fast returns for several levels of subroutines or to used to call milli-code routines. The jump to subroutine, [JSR](#), and branch to subroutine, [BSR](#), instructions update a link register. The return from subroutine, [RTS](#), instruction may reload the program counter with an offset from the value contained in a link register. Typically, this is used to return to the next instruction.

PC – Program Counter

This register points to the currently executing instruction. The program counter increments as instructions are fetched, unless overridden by another flow control instruction.

LC - Loop Counter

The loop counter register is used in counted loops along the decrement and branch, [DBcc](#), instruction.

SR - Status Register

The processor status register holds bits controlling the overall operation of the processor. The status register is not accessible in user mode.

31	24	23	21	20	16	15		13	12	11	10	8	7	6	5	4	3	2	1	0
CPL				~	~	T		OM			IPL				D	D	AR		RT	

CPL is the current privilege level the processor is operating at.

T indicates that trace mode is active.

S indicates the processor is in supervisor mode.

AR: Address Range indicates the number of address bits in use. 0 = near or short (32-bit) addressing is in use. When short addressing is in use only the low order 32-bit are significant and stored or loaded to or from the stack.

IPL is the interrupt mask level

RT specifies the return type for an [RTI](#) instruction.

Decimal Mode

Setting the 'D' flag bit 5 in the SR register sets the processor in decimal operating mode. Arithmetic operations will use BCD numbers for both source and destination operands.

Decimal mode, 'D' flag bit 4, may also be applied to floating-point which will use decimal floating-point operations instead of binary.

Special Purpose Registers

M_CORENO (CSR 0x3001)

This register contains a number that is externally supplied on the coreno_i input bus to represent the hardware thread id or the core number.

M_TICK (CSR 0x3002)

This register contains a tick count of the number of clock cycles that have passed since the last reset. Note that this register should not be used for precise timing as the processor's clock frequency may vary for performance and power reasons. The TIME CSR may be used for wall-clock timing as it has its own timing source.

SC - Stack Canary

This special purpose register is available in the general register file as register 54. The stack canary register is used to alleviate issues resulting from buffer overflows on the stack. The canary register contains a random value which remains consistent throughout the run-time of a program. In the right conditions, the canary register is written to the stack during the function's prolog code. In the function's epilog code, the value of the canary on stack is checked to ensure it is correct, if not a check exception occurs.

AV – Application Vector Table Address

This register holds the address of the applications vector table. The vector table must be 16-byte aligned.

63	4	3	0
App Vector Table Address _{63..4}			0

VB – Vector Base Register

The vector base register provides the location of the vector table. The vector table must be octa aligned. On reset the VBR is loaded with zero. There is a separate vector base register for each operating mode.

63	3	2	1 0
Vector Table Address _{63..3}			~ ~

Operating Modes

The core operates in one of four basic modes: application/user mode, supervisor mode, hypervisor mode or machine mode. Machine mode is switched to when an interrupt or exception occurs, or when debugging is triggered. On power-up the core is running in machine mode. An RTI instruction must be executed to leave machine mode after power-up.

A subset of instructions is limited to machine mode.

Mode Bits	Mode
0	User / App

1	Supervisor
2	Hypervisor
3	Machine

Tags

Tag															
0	Untagged														
1	Address Pointer – 20 bit size + 64 bit pointer <table> <tr> <th>Subtype</th><th></th></tr> <tr> <td>0</td><td>Unused</td></tr> <tr> <td>1</td><td>Return address</td></tr> <tr> <td>2</td><td>Frame Pointer</td></tr> <tr> <td>3</td><td>Pointer</td></tr> <tr> <td>4 to 7</td><td>Unassigned</td></tr> <tr> <td></td><td></td></tr> </table>	Subtype		0	Unused	1	Return address	2	Frame Pointer	3	Pointer	4 to 7	Unassigned		
Subtype															
0	Unused														
1	Return address														
2	Frame Pointer														
3	Pointer														
4 to 7	Unassigned														
2	Integer 96 bits														
3	Integer 64 - bits														
4	Integer 32 - bits														
5	Integer 16 - bits														
6	Integer 8 - bits														
8	Float 96 bits														
9	Float 64 bits														
10	Float 32 bits														
11	Float 16-bits														
12	Float 8-bits														
16	String Descriptor – 24 bit length, 64 bit virtual address pointer														
17	Character data, three 32-bit characters														
18	Character data, four 24-bit characters														
19	Character data, 12 8-bit characters														
63	Instructions 40-bit parcels														

Exceptions

External Interrupts

There is little difference between an externally generated exception and an internally generated one. An externally caused exception will set the exception cause code for the currently fetched instruction.

There are eight priority interrupt levels for external interrupts. When an external interrupt occurs the mask level is set to the level of the current interrupt. A subsequent interrupt must exceed the mask level to be recognized.

Effect on Machine Status

The operating mode is always switched to machine mode on exception. It is up to the machine mode code to redirect the exception to a lower operating mode when desired. Further exceptions at the same or lower interrupt level are disabled automatically. Machine mode code must enable interrupts at some point.

Exception Stack

The status register, program counter, and predicate group register are pushed onto an internal stack when an exception occurs. This stack is at least 16 entries deep to allow for nested interrupts and multiply nested traps and exceptions.

Exception Table

Vector	Usage
0	Reset value for system stack pointer
1	Reset value for program counter
2	Bus Error
3	Address Error
4	Unimplemented Instruction
5	
6	
7	
8	Privilege Violation
9	Instruction trace
10	
11	Stack Canary
12 to 23	reserved
24	Spurious interrupt
25	Auto vector #1
26	Auto vector #2
27	Auto vector #3
28	Auto vector #4
29	Auto vector #5
30	Auto vector #6
31	Auto vector #7

32	Breakpoint (BRK)
33 to 63	Trap #1 to 31
	Applications Usage
64	Divide by zero
65	Overflow
65 to 511	Unassigned usage

Reset

Reset is treated as an exception. The reset routine should exit using an RTI instruction. The status register should be setup appropriately for the return.

The core begins executing instructions at address \$00...00. All registers are in an undefined state.

Precision

Exceptions in Thor2023 are precise. They are processed according to program order of the instructions. If an exception occurs during the execution of an instruction, then an exception field is set in the pipeline buffer. The exception is processed when the instruction commits which happens in program order. If the instruction was executed in a speculative fashion, then no exception processing will be invoked unless the instruction makes it to the commit stage.

Memory Management Regions

In any processing system there are typically several different types of storage assigned to different physical address ranges. These include memory mapped I/O, MMIO, DRAM, ROM, configuration space, and possibly others. Thor2023 has a region table that supports up to eight separate regions.

The region table is a list of region entries. Each entry has a start address, an end address, an access type field, and a pointer to the PMT, page management table. To determine legal access types, the physical address is searched for in the region table, and the corresponding access type returned. The search takes place in parallel for all eight regions.

Once the region is identified the access rights for a particular page within the region can be found from the PMT corresponding to the region.

PMA - Physical Memory Attributes Checker

Overview

The physical memory attributes checker is a hardware module that ensures that memory is being accessed correctly according to its physical attributes.

Physical memory attributes are stored in an eight-entry region table. This table includes the address range the attributes apply to and the attributes themselves. Address ranges are resolved only to bit four of the address. Meaning the granularity of the check is 16 bytes.

Most of the entries in the table are hard-coded and configured when the system is built. However, they may be modified at the address range \$F...F9F0xxx.

Physical memory attributes checking is applied in all operating modes.

Region Table Description

Address	Bits		
00	64	start	start address bits 4 to 67 of the physical address range
10	64	nd	end address bits 4 to 67 of the physical address range
20	18	pmt	associated PMT address
30	64	cta	card table address
40	19	at	memory attributes
50 to 70	not used
...	7 more register sets

PMT Address

The PMT address specifies the location of the associated PMT. Only the low order 18 bits of this value are significant. The high order bits of the PMT table address are fixed at \$F..FD.

CTA – Card Table Address

The card table address is used during the execution of the store pointer, STPTR instruction to locate the card table.

Attributes

Bitno																
0	X	may contain executable code														
1	W	may be written to														
2	R	may be read														
3	C	may be cached														
4-6	G	granularity <table><tr><td>G</td><td></td></tr><tr><td>0</td><td>byte accessible</td></tr><tr><td>1</td><td>wyde accessible</td></tr><tr><td>2</td><td>tetra accessible</td></tr><tr><td>3</td><td>octa accessible</td></tr><tr><td>4</td><td>hexi accessible</td></tr><tr><td>5 to 7</td><td>reserved</td></tr></table>	G		0	byte accessible	1	wyde accessible	2	tetra accessible	3	octa accessible	4	hexi accessible	5 to 7	reserved
G																
0	byte accessible															
1	wyde accessible															
2	tetra accessible															
3	octa accessible															
4	hexi accessible															
5 to 7	reserved															
7	~	reserved														
8-15	T	device type (rom, dram, eeprom, I/O, etc)														
16-18	S	number of times to shift address to right and store for telescopic STPTR stores.														

Page Tables


Intro

Page tables are part of the memory management system used map virtual addresses to real physical addresses. There are several types of page tables. Hierarchical page tables are probably the most common. Almost all page tables map only the upper bits of a virtual address, called a page. The lower bits of the virtual address are passed through without being altered. The page size often 4kB which means the low order 12-bits of a virtual address will be mapped to the same 12-bits for the physical address.

Hierarchical Page Tables

Hierarchical page tables organize page tables in a multi-level hierarchy. They are capable of mapping the entire virtual address range. At the topmost level a register points to a page directory, that page directory points to a page directory at a lower level until finally a page directory points to a page containing page table entries. To map an entire 64-bit virtual address range approximately five levels of tables are required.

Paged MMU Mapping



Inverted Page Tables

An inverted page table is a table used to store address translations for memory management. The idea behind an inverted page table is that there is a fixed number of pages of memory no matter how it is mapped. It should not be necessary to provide for a map of every possible address, only addresses that correspond to real pages of memory. Each page of memory can be allocated only once. It is either allocated or it is not. Compared to a non-inverted paged memory management system where tables are used to map potentially the entire address space an inverted page table uses less memory. There is typically only a single inverted page table supporting all applications


in the system. This is a different approach than a non-inverted page table which may provide separate page tables for each process.

The Simple Inverted Page Table

The simplest inverted page table contains only a record of the virtual address mapped to the page, and the index into the table is used as the physical page number. There are only as many entries in the inverted page table as there are physical pages of memory. A translation can be made by scanning the table for a matching virtual address, then reading off the value of the table index. The attraction of an inverted page table is its small size compared to the typical hierarchical page table. Unfortunately, the simplest inverted page table is not practical when there are thousands or millions of pages of memory. It simply takes too long to scan the table. The alternative solution to scanning the table is to hash the virtual address to get a table index directly.

Inverted Page Table

Entry number identifies physical page number



Hashed Page Tables

Hashed Table Access

Hashes are great for providing an index value immediately. The issue with hash functions is that they are just a hash. It is possible that two different virtual address will hash to the same value. What is then needed is a way to deal with these hash collisions. There are a couple of different methods of dealing with collisions. One is to use a chain of links. The chain has each link in the chain pointing the to next page table entry to use in the event of a collision. The hash page table is slightly more complicated then as it needs to store links for hash chains. The second method is to use open addressing. Open addressing calculates the next page table entry to use. The calculation may be linear, quadratic or some other function dreamed up. A linear probe simply chooses the next page table entry in succession from the previous one if no match occurred. Quadratic probing calculates the next page table entry to use based on squaring the count of misses.

Shared Memory

Another issue to deal with is shared memory. Sometimes applications share memory with other apps for communication purposes, and to conserve memory space where there are common elements. With a hierarchical paged memory management system, it is easy to share memory, just

modify the page table entry to point to the same physical memory as is used by another process. With an inverted page table having only a single entry for each physical page is not sufficient to support shared memory. There needs to be multiple page table entries available for some physical pages but not others because multiple virtual addresses might map to the same physical address. One solution would be to have multiple buckets to store virtual addresses in for each physical address. However, this would waste a lot of memory because much of the time only a single mapped address is needed. There must be a better solution. Rather than reading off the table index as the physical page number, the association of the virtual and physical address can be stored. Since we now need to record the physical address multiple times the simple mechanism of using the table index as the physical page number cannot be used. Instead, the physical page number needs to be stored in the table in addition to the virtual page number.

That means a table larger than the minimum is required. A minimally sized table would contain only one entry for each physical page of memory. So, to allow for shared memory the size of the table is doubled. This smells like a system configuration parameter.

Thor2023 Page Tables

Thor2023 Hash Page Table Setup

Hash Page Table Entries - HPTE

We have determined that a page table entry needs to store both the physical page number and the virtual page number for the translations. To keep things simple, the page table stores only the information needed to perform an address translation. Other bits of information are stored in a secondary table called the page management table, PMT. The author did a significant amount of juggling around the sizes of various fields, mainly the size of the physical and virtual page numbers. Finally, the author decided on a 64/128-bit HPTE format. Note that the first part of the HPTE has the same format as a PTE.

31	20			19	18	17	16	15	0
V	~ ₃	MB ₃	ME ₃	M	RWX ₃	A	~	Physical Page Number _{15..0}	
ASID ₁₀				G	BC ₄		~	Virtual Page Number _{15..0}	
Physical Page Number _{47..16}									
Virtual Page Number _{47..16}									

Small Hash Page Table Entry – SHPTE

For systems with less than 4GB of physical memory the small hash page table entry may be used. This is a configuration option.

31				20	19	18	17	16	15		0
V	~ ₃	MB ₃	ME ₃	M	RWX ₃	A	~	Physical Page Number _{15..0}			
ASID ₁₀				G	BC ₄		~	Virtual Page Number _{15..0}			

Fields Description

V	translation Valid
G	global translation
MB	page access mask begin

ME	page access mask end
RWX	readable, writeable, executable
ASID	address space identifier
BC	bounce count

MB ₄	ME ₄	
15	0	1 MB page
15	1	16 MB page
15	2	256 MB page
15	3	4 GB page

The page table does not include everything needed to manage pages of memory. There is additional information such as share counts and privilege levels to take care of, but this information is better managed in a separate table.

The virtual to physical address mapping is for a 64kB page. But the entire 64kB page does not need to be accessible by the process. The page mask begin and end fields allow access with a 8kB granularity.

The page mask begin field is added to bits 13 through 15 of the virtual address. The effect is to rotate a 8kB block of memory so that it begins at start of the 64kB block. This field is used to allocate less than 64kB to a process. It allows the 64kB page to be shared by different virtual addresses.

Page Table Groups – PTG

We want the search for translations to be fast. That means being able to search in parallel. So, PTEs are stored in groups that are searched in parallel for translations. This is sometimes referred to as a clustered table approach. Access to the group should be as fast as possible. There are also hardware limits to how many entries can be searched at once while retaining a high clock rate. So, the convenient size of 1024 bits was chosen as the amount of memory to fetch.

A page table group then contains eight page-table entries. All entries in the group are searched in parallel for a match. Note that the entries are searched as the PTG is loaded, so that the PTG group load may be aborted early if a matching PTE is found before the load is finished.

127	0
	PTE0
	PTE1
	PTE2
	PTE3
	PTE4
	PTE5
	PTE6
	PTE7

Size of Page Table

There are several conflicting elements to deal with, with regards to the size of the page table. Ideally, the page table is small enough to fit into the block RAM resources available in the FPGA. So, about 1/3 of the block RAMs available are dedicated to MMU use. At the same time a multiple of the number of physical pages of memory should be supported to support page sharing and swapping pages to secondary storage. To support swapping pages, double the number of physical entries were chosen. To support page sharing, double that number again. Therefore, a minimum size of a page table would contain at least four times the number of physical pages for entries. By setting the size of the page table instead of the size of pages, it can be worked backwards how many pages of memory can be supported.

For a system using 512k block RAM to store PTEs. $512k / 32 = 16384$ entries. $16384 / 4 = 4096$ physical pages. Since the RAM size is 512MB, each page would be $512MB / 4096 = 128kB$. Since half the pages may be in secondary storage, 1GB of address range is available.

Since there are 16,384 entries in the table and they are grouped into groups of eight, there are 2048 PTGs. To get to a page table group fast a hash function is needed then that returns a 11-bit number.

Hash Function

The hash function needs to reduce the size of a virtual address down to a 11-bit number. The asid should be considered part of the virtual address. Including the asid an address is 76 bits. The first thing to do is to throw away the lowest sixteen bits as they pass through the MMU unaltered. We now have 60-bits to deal with. We can probably throw away some high order bits too, as a process is not likely to use the full 64-bit address range.

The hash function chosen uses the asid combined with virtual address bits 18 to 28 and bits 29 to 39. This should space out the PTEs according to the asid. Address bits 16 and 17 select one of four address ranges. the PTG supports eight PTEs. The translations where address bits 16 and 17 are involved are likely consecutive pages that would show up in the same PTG. The hash is the asid exclusively or'd with address bits 18 to 28 exclusively or'd with address bits 29 to 39.

Collision Handling

Quadratic probing of the page table is used when a collision occurs. The next PTG to search is calculated as the hash plus the square of the miss count. On the first miss the PTG at the hash plus one is searched. Next the PTG at the hash plus four is searched. After that the PTG at the hash plus nine is searched, and so on.

Finding a Match

Once the PTG to be searched is located using the hash function, which PTE to use needs to be sorted out. The match operation must include both the virtual address bits and the asid, address space identifier, as part of the test for a match. It is possible that the same virtual address is used by two or more different address spaces, which is why it needs to be in the match.

Locality of Reference

The page table group may be cached in the system read cache for performance. It is likely that the same PTG group will be used multiple times due to the locality of reference exhibited by running software.

Access Rights

To avoid duplication of data the access rights are stored in another table called the PMT for access rights table. The first time a translation is loaded the access rights are looked-up from the PMT. A bit is set in the TLB entry indicating that the access rights are valid. On subsequent translations the access rights are not looked up, but instead they are read from values cached in the TLB.

Location of Page Table

Thor2023's hash page table is in the physical address space at \$FFAxxxxx. It is a specially dedicated block RAM memory which has two sides. One side is updateable and readable via the load hexi-byte pair and store hexi-byte pair LDHP, STHP instructions. The other side is updateable and readable in terms of page groups by the hash page table control logic.

Thor2023 Hierarchical Page Table Setup

Page Table Entries - PTE

For hierarchical tables the structure is like that of hashed page tables except that there is no need to store the virtual address or the ASID. We know the virtual address because it is what is being translated and there is no chance of collisions unlike the hash table. Since there is a separate page table for each process the ASID does not need to be stored in it. The structure is 64 bits in size. This allows 8192 PTEs to fit into a 64kB page.

Page Table Entry Format - PTE

V	LVL ₃	MB ₃	ME ₃	M	RWX ₃	A	~	Physical Page Number _{15..0}
Physical Page Number _{47..16}								

Small Page Table Entry Format - SPTE

The small page table entry format may be selected as a configuration option for systems with limited physical memory. If physical memory is limited to less than 4GB the small page table entry format may be used. 16384 SPTEs fit into a 64kB page.

V	LVL ₃	MB ₃	ME ₃	M	RWX ₃	A	~	Physical Page Number _{15..0}
---	------------------	-----------------	-----------------	---	------------------	---	---	---------------------------------------

Field	Size	Purpose
PPN	16/48	Physical page number
A	1	1=accessed
X	1	1=executable
W	1	1=writeable
R	1	1=readable
M	1	1=modified
ME	3	page slice end
MB	3	page slice begin
V	1	1 if entry is valid, otherwise 0
LVL	3	the page table level of the entry pointed to

Note the LVL field for both PTEs and PDEs is in the same position.

Page Directory Entries - PDE

A hierarchical table usually consists of multiple levels of pages for the page table. The leaf entries are the PTEs non-leaf entries are page directory entries or PDEs. PDEs are 64-bits in size, therefore 8192 PDEs fit in one 64kB page of memory.

V	LVL ₃	~4	~4	~	Physical Page Number _{15..0}
Physical Page Number _{47..16}					

Small Page Directory Entry Format – SPDE

Small page directory entries are used for systems with less than 4GB of physical memory, and conserve space over PDEs. 16,384 SPDEs fit into one 64kB page of memory, This allows 14-bits of the virtual address to be absorbed per table.

V	LVL ₃	~4	~4	~	Physical Page Number _{15..0}
---	------------------	----	----	---	---------------------------------------

Field	Size	Purpose
PPN	16/48	Page number of next lower page table
~	12	reserved
V	1	1 if entry is valid, otherwise 0
LVL	3	the page table level of the entry pointed to

MMU Cache

To improve the performance of PDE lookups. The MMU has a small fully associative cache for PDE lookups.

TLB – Translation Lookaside Buffer

Overview

The page map is limited in the translations it can perform because of its size. The solution to allowing more memory to be mapped is to use main memory to store the translations tables.

However, if every memory access required two or three additional accesses to map the address to a final target access, memory access would be quite slow, slowed down by a factor of two or three, possibly more. To improve performance, the memory mapping translations are stored in another unit called the TLB standing for Translation Lookaside Buffer. This is sometimes also called an address translation cache ATC. The TLB offers a means of address virtualization and memory protection. A TLB works by caching address mappings between a real physical address and a virtual address used by software. The TLB deals with memory organized as pages. Typically, software manages a paging table whose entries are loaded into the TLB as translations are required.

The TLB is a cache specialized for address translations. Thor2023's TLB is quite large being five way associative with 1024 entries per way. This choice of size was based on the minimum number of block RAMs that could be used to implement the TLB. On a TLB miss the page table is searched for a translation and if found the translation is stored in one of the ways of the TLB. The way selected is determined either randomly or in a least-recently-used fashion as one of the

first four ways. The fifth way may not be updated automatically by a page table search, it must be updated by software.

Size / Organization

The TLB has 1024 entries per set. The size was chosen as it is the size of one block ram for 32-bit data in the FPGA. This is quite a large TLB. Many systems use smaller TLBs. Typically, systems vary between 64 and 1024 entries. There is not really a need for such a large one, however it is available.

The TLB is organized as a five-way set associative cache. The fifth way may only be updated by software. The fifth way allows translations to be stored that will not be overwritten.

TLB Entries - TLBE

Closely related to page table entries are translation look-aside buffer, TLB, entries. TLB entries have more fields to provide access counting and keyed access. The additional fields are populated from the page management table, PMT.

V	LVL ₃	MB ₃	ME ₃	M	RWX ₃	A	~	Physical Page Number _{15..0}	
ASID ₁₀				G	BC ₄		~	Virtual Page Number _{15..10}	~ ₁₀
Physical Page Number _{47..16}									
Virtual Page Number _{47..16}									

V	N	M	~10	E	AL ₂	PCI ₁₆				
ACL ₁₆						Share Count ₁₆				
Access Count ₃₂										
PL ₈			Key ₂₄							

The TLB entry also contains pointers to the PTE and PMT entries used to update the TLB. The TLB needs this information to be able to update those structures in memory.

What is Translated

The TLB processes addresses including both instruction and data addresses for all modes of operation. It is known as a *unified* TLB.

Page Size

Because the TLB caches address translations it can get away with a much smaller page size than the page map can for a larger memory system. 4kB is a common size for many systems. There are some indications in contemporary documentation that a larger page size would be better. In this case the TLB uses 64kB. For a 512MB system (the size of the memory in the test system) there are 8192 64kB pages.

Management

The TLB unit may be updated by either software or hardware. This is selected in the page table base register. If software miss handling is selected when a translation miss occurs, an exception is generated to allow software to update the TLB. It is left up to software to decide how to update the TLB. There may be a set of hierarchical page tables in memory, or there could be a hash table used to store translations.

Accessing the TLB

A TLB entry contains too much information to be updated with a single register write. Since the information must also be updated atomically to ensure correct operation, the TLB update occurs in an indirect fashion. First holding registers are loaded with the desired values, then all the holding registers are written to the TLB in a single atomic cycle. The TLB is addressed in the physical memory space in the address range \$F...FE000xx. There are seven buckets which must be filled with TLB info using STO instructions. Then address \$F...FE00038 is written to causing the TLB to be updated.

The low order bits of the bucket six determine which way to update in the TLB if the algorithm is a fixed or LRU way algorithm. Otherwise, a way to update will be selected randomly. The data is octa-byte aligned. When the LRU algorithm is active the most recently used entry is placed in way #0. It may be desirable to bump out entry #3 and replace it with the new entry for LRU operation.

Bucket	63	32	31	16	15	14	5	4	3	2	0
00	PTE _{63..0}										
08	PTE _{127..64}										
10	PMT _{63..0}										
18	PMT _{127..64}										
20			PTE Address								
28			PMT Address								
30					0	Entry Num ₁₀			~2	way ₃	
38											

Example TLB Update Routine

_TLBMap:		
ldo	a0,0[sp]	
ldo	a1,8[sp]	
ldo	a2,16[sp]	
ldo	a3,24[sp]	
ldo	a4,32[sp]	
ldo	a5,40[sp]	
ldo	a6,48[sp]	
atom	"AAAAAAA"	
sto	a1,0xFFE00000	# PTE value
sto	a2,0xFFE00008	# PTE value
sto	a3,0xFFE00010	# PMT value
sto	a4,0xFFE00018	# PMT value
sto	a5,0xFFE00020	# PTE address
sto	a6,0xFFE00028	# PMT address
sto	a0,0xFFE00030	# entry number
sto	r0,0xFFE00038	# triggers a TLB update
add	sp,sp,56	
rts		

TLB Entry Replacement Policies

The TLB supports three algorithms for replacement of entries with new entries on a TLB miss. These are fixed replacement (0), least recently used replacement (1) and random replacement (2). The replacement method is stored in the AL₂ bits of the page table base register.

For fixed replacement, the way to update must be specified by a software instruction. Least recently used replacement, LRU, rotates the most recent address translation to the first way and updates by over-writing the value in the third way. Random replacement chooses a way to replace at random.

Flushing the TLB

The TLB maintains the address space (ASID) associated with a virtual address. This allows the TLB translations to be used without having to flush old translations from the TLB during a task switch.

Reset

On a reset the TLB is preloaded with translations that allow access to the system ROM.

Global Bit

In addition to the ASID the TLB entries contain a bit that indicates that the translation is a global translation and should be present in every address space.

Key Cache

Overview

Associated with each page of memory is a memory key. To access a page of memory the memory key must match with one of the keys in the applications keyset. The keyset is maintained in the keys CSRs. The key size of 20 bits is a minimum size recommended for security purposes.

The key associated with each memory page is stored in a table in main memory. Each key occupies a tetra-byte of memory to keep caching simple. So that two memory accesses are not required to access a page of memory this table of keys is cached. When a page of memory is accessed the key cache is accessed in parallel.

The key cache is a direct mapped cache organized as 256 lines of 16 keys. Key values are stored in LUT rams. 256 address tags are stored in LUT ram.

Instruction Set

Overview

Thor was a variable length instruction set with instructions varying in length from one to eight bytes. Thor2023 is primarily a fixed length instruction with provision for additional instruction words used for constants. Reducing the variety of instruction sizes makes implementation of decoders more economical.

Instruction Descriptions

Opcode Maps

Major Opcode

	0	1	2	3	4	5	6	7
0x	0 TRAP	1	2 {R2}	3 {CSR}	4 ADDI	5 CMPI	6 MULI	7 DIVI
	8 ANDI	9 ORI	10 EORI	11 CHK	12 {FLT2}	13 {BIT}	14 {SHIFT}	15 FMA
1x	16 LOAD	17 LOADZ	18 STORE	19 BMAP	20 FADDI	21 FCMPI	22 FMULI	23 FDIVI
	24 JSR, JMP	25 CMPXCHG	26 {AMO}	27	28 Bcc	29 DBcc	30	31 PFX / NOP

{R2} Operations

	0	1	2	3	4	5	6	7
0x	0 CNTLZ	1	2 CNTPOP	3 ABS	4 ADD	5 CMP	6 MUL	7 DIV
	8 AND	9 OR	10 EOR	11	12	13 CHRNDX	14 CLMUL	15 SQRT
1x	16 DIF	17 PTRDIF	18 REVBIT	19 BMAP	20	21	22 SM4ED	23 SM4KS
	24 JMP / JSR	25	26 AES64DS	27 AES64DSM	28 AES64ES	29 AES64ESM	30 AES64KS1I	31 AES64KS2
2x	32 PRED	33 CARRY	34 VMASK	35 ATOM	36 ROUND	37	38	39
	40 V2BITS	41 BITS2V	42 VEX	43 VEINS	44 VGNDX	45	46	47
3x	48 MIN	49 MAX	50 BMM	51 MUX	52	53 AES64IM	54 SM3P0	55 SM3P1
	56 SHA256 SIG0	57 SHA256 SIG1	58 SHA256 SUM0	59 SHA256 SUM1	60 SHA512 SIG0	61 SHA512 SIG1	62 SHA512 SUM0	63 SHA512 SUM1

{SHIFT}

	0	1	2	3	4	5	6	7
0x	0 ASL	1 ASR	2 LSL	3 LSR	4 ROL	5 ROR	6	7
	8 ZXB	9 SXB	10	11	12	13	14	15
1x	16 VSHLV	17 VSHRV	18	19	20	21	22	23
	24	25	26	27	28	29	30	31
2x	32 ASLI	33 ASRI	34 LSLI	35 LSRI	36 ROLI	37 RORI	38	39
	40 ZXBI	41 SXBI	42	43	44	45	46	47
3x	48 VSHLVI	49 VSHRVI	50	51	52	53	54	55
	56	57	58	59	60	61	62	63

{FLT2} Operations

	0	1	2	3	4	5	6	7
0x	0 FSCALEB	1 {FLT1}	2 FMIN	3 FMAX	4 FADD	5 FCMP	6 FMUL	7 FDIV
	8 FSEQ	9 FSLT	10 FSLE	11 FSNE	12	13	14 FNXT	15 FREM
1x	16							
	24							

{FLT1} Operations

	0	1	2	3	4	5	6	7
0x	0	1	2 FOTI	3 ITOF	4	5	6 FSIGN	7 FSIG
	8 FSQRT	9 FS2D	10 FS2T	11 FD2T	12	13	14 ISNAN	15 FINITE
1x	16	17	18	19	20	21 FTRUNC	22	23 FRES
	24	25 FD2S	26 FT2S	27 FT2D	28	29	30 FCLASS	31
2x	32 FABS	33	34 FNEG	35	36	37	38	39
	40							
3x	48							
	56							

{AMO} Operations

	0	1	2	3	4	5	6	7
0x	0 SWAP	1	2 MIN	3 MAX	4 ADD	5	6 ASL	7 LSR
	8 AND	9 OR	10 EOR	11	12 MINU	13 MAXU	14	15 CAS
1x	16 SWAPI	17	18 MIN	19 MAX	20 ADDI	21	22 ASLI	23 LSRI
	24 ANDI	25 ORI	26 EORI	27	28 MINU	29 MAXU	30	31 CAS

Operand Swapping

Many instructions allow first and second source operands to be swapped. This is indicated by the swap 'S' bit in the instruction. This is particularly useful for instructions that are non-commutative like SUB and DIV.

Operand Swap

Operand Order	S
Normal	0
1 st and 2 nd Swapped	1

Operand Sizes


Many instructions support four different operand sizes: byte, wyde, tetra and octa. The operand size is selected by suffixing the mnemonic with 'b' for byte, 'w' for wyde, 't' for tetra and 'o' for octa.

Sz ₃	Ext.	Operand
0	.b	8-bit Byte
1	.w	16-bit Wyde
2	.t	32-bit Tetra
3	.o	64-bit Octa
4	.c	24-bit
5	.p	40-bit Penta
6	.n	96-bit
7		reserved


Arithmetic Operations

Representations


Int:96




Int:64




Int:40




Int:32



Int:16



Int:8



ABS – Absolute Value


Description:

This instruction computes the absolute value of the contents of the source operand and places the result in Rt.

Supported Operand Sizes: .b, .w, .t, .o

Integer Instruction Format: R2

ABS Rt, Ra – Register direct



Clock Cycles: 1

Operation:

```

If Ra < 0
    Rt = -Ra
else
    Rt = Ra
  
```

Execution Units: Integer ALU #0

Clock Cycles: 1

Exceptions: none

Notes:

ADD - Addition

Description:

Add two source operands and place the sum in the target register. All registers are treated as integer registers. Arithmetic is signed twos-complement values unless the decimal mode flag is set in which case values are treated as BCD numbers. This instruction may be used with the [CARRY](#) modifier to perform extended precision addition.

Supported Operand Sizes: .b, .w, .t, .o

Operation:

$$Rt = Ra + Rb \text{ or } Rt = Ra + Imm$$

Clock Cycles:


Execution Units: All Integer ALU's

Exceptions: none

Notes:


Instruction Formats:

ADD Rt, Ra, Rb – Register direct



Clock Cycles: 1

ADD Rt,Ra,Imm₁₆



Clock Cycles: 1

AND – Bitwise And

Description:

Bitwise ‘and’ two source operands and place the result in the target register. The one’s complement of operands may be used by setting the appropriate ‘S’ bit in the instruction.

Supported Operand Sizes: .b, .w, .t, .o, .c, .p, .n


Clock Cycles: 1

Operation:

$R_t = R_a \& R_b$ or $R_t = R_a \& Imm$


Instruction Formats:

AND Rt, Ra, Rb – Register direct



Clock Cycles: 1

AND Rt,Ra,Imm₁₆



Clock Cycles: 1

Execution Units: All Integer ALU’s

Exceptions: none

Notes:


BMAP – Byte Map

Description:

First the target register is cleared, then bytes are mapped from the 12-byte source Ra into bytes in the target register. This instruction may be used to permute the bytes in register Ra and store the result in Rt. This instruction may also pack bytes, wydes or tetras. The map is determined by the low order 48-bits of register Rb or a 48-bit immediate constant. Bytes which are not mapped will end up as zero in the target register.


Instruction Formats:

BMAP Rt, Ra, Rb – Register direct



Clock Cycles: 1

BMAP Rt,Ra,Imm₄₈



Clock Cycles: 1

Operation:

Vector Operation

Execution Units: First Integer ALU

Clock Cycles: 1

Exceptions: none

Notes:


CHK – Check Register Against Bounds

Description:

A register is compared to two values. If the register is outside of the bounds defined by Rb and an immediate value then an exception will occur. Ra must be greater than or equal to Rb and Ra must be less than the immediate.

Instruction Formats:


CHK Ra, Rb, Cn – Register direct



Clock Cycles: 1

cn ₃	exception when not
0	Ra >= Rb and Ra < Rc
1	Ra >= Rb and Ra <= Rc
2	Ra > Rb and Ra < Rc
3	Ra > Rb and Ra <= Rc
4	not (Ra >= Rb and Ra < Rc)
5	not (Ra >= Rb and Ra <= Rc)
6	not (Ra > Rb and Ra < Rc)
7	not (Ra > Rb and Ra <= Rc)

CHKI Ra, Imm, Cn



Clock Cycles: 1

cn ₃	exception when not
0	Ra >= Rb and Ra < Imm
1	Ra >= Rb and Ra <= Imm
2	Ra > Rb and Ra < Imm
3	Ra > Rb and Ra <= Imm
4	not (Ra >= Rb and Ra < Imm)
5	not (Ra >= Rb and Ra <= Imm)
6	not (Ra > Rb and Ra < Imm)
7	not (Ra > Rb and Ra <= Imm)

Clock Cycles: 1

Execution Units: Integer ALU

Exceptions: bounds check

Notes:

The system exception handler will typically transfer processing back to a local exception handler.


CLMUL – Carry-less Multiply

Description:

Compute the low order product bits of a carry-less multiply.


Instruction Formats:

CLMUL Rt, Ra, Rb



Clock Cycles: 4

CLMUL Rt,Ra,Imm₈



Clock Cycles: 4

Exceptions: none

Execution Units: First Integer ALU

Operations

$$Rt = Ra * Rb$$

Vector Operation

for $x = 0$ to $VL - 1$

if $(Vm[x]) \ Vt[x] = Va[x] * Vb[x]$

else if $(z) \ Vt[x] = 0$

else $Vt[x] = Vt[x]$

Exceptions: none

CMP - Comparison

Description:

Compare two source operands and place the result in the target register. The result is a vector identifying the relationship between the two source operands as signed and unsigned integers.

Supported Operand Sizes: .b, .w, .t, .o, .c, .p, .n

Operation:

$Rt = Ra ? Rb$ or $Rt = Ra ? Imm$ or $Rt = Imm ? Ra$

Clock Cycles: 1


Execution Units: All Integer ALU's

Exceptions: none

Notes:


Instruction Formats:

ADD Rt, Ra, Rb – Register direct



Clock Cycles: 1

ADD Rt,Ra,Imm₁₅



Clock Cycles: 1

Rt bit	Mnem.	Meaning	Test
		Integer Compare Results	
0	EQ	= equal	
1	LT	< less than	
2	LE	<= less than or equal	
3	LO / CS	< unsigned less than	
4	LS	<= unsigned less than or equal	
5	AND	And	
6	OR	Or	
7	T	1	
8	NE	< > not equal	
9	GE	>= greater than or equal	
10	GT	> greater than	
11	HS / CC	unsigned greater than or equal	
12	HI	unsigned greater than	
13	NAND	nand	
14	NOR	Nor	
15	SR	Branch subroutine	

CNTLZ – Count Leading Zeros


Description:

This instruction counts the number of consecutive zero bits beginning at the most significant bit towards the least significant bit.

Supported Operand Sizes: .b, .w, .t, .o

Integer Instruction Format: R1

CNTLZ Rt, Ra, Rb – Register direct



Clock Cycles: 1

Operation:

Execution Units: Integer ALU #0

Clock Cycles: 1

Exceptions: none

Notes:

CNTPOP – Count Population


Description:

This instruction counts the number of bits set in a register.

Supported Operand Sizes: .b, .w, .t, .o

Integer Instruction Format: R1

CNTPOP Rt, Ra, Rb – Register direct



Clock Cycles: 1

Operation:

Execution Units: Integer ALU #0

Clock Cycles: 1

Exceptions: none

Notes:

CSR – Control and Special Registers Operations

Description:

Perform an operation on a CSR.

Operation	Op ₃	
Read CSR	0	
Write CSR	1	
Or to CSR (set bits)	2	
And complement to CSR (clear bits)	3	
Exclusive Or to CSR (flip bits)	4	

Supported Operand Sizes: N/A

Regno		
\$000	reserved	Not used
\$002	sr	Status register (privileged)
\$120	Tick	Tick count (read only)
\$121	Coreno	Core number (read only) (privileged)
\$127		

Instruction Formats:

OR Rt, Ra, CSR

ANDC Rt, Ra, CSR

EOR Rt, Ra, CSR

CSR Rt,Ra,#Regno₁₂

3938	37	32	31	30	23	22	21	16	15	14	9	8	75	4	0
0	Regno _{13..8}	S	Regno _{7..0}	Sa	Ra ₆	St	Rt ₆	V	Op ₃	3 ₅					

Clock Cycles: 1

CSR Rt, #Regno₁₂, #Imm

3938	37	32	31	30	23	22	16	15	14	9	8	75	4	0
1	Regno _{13..8}	S	Regno _{7..0}	Imm ₇		St	Rt ₆	V	Op ₃	3 ₅				

DIVS – Signed Division

Description:

Divide source dividend operand by divisor operand and place the quotient in the target register.
All registers are integer registers. Arithmetic is signed twos-complement values.


Supported Operand Sizes: .b, .w, .t, .o

Operation:

$Rt = Ra / Rb$ or $Rt = Ra / Imm$ or $Rt = Imm / Ra$


Instruction Formats:

DIVS Rt, Ra, Rb – Register direct



Clock Cycles: 100

DIVS Rt,Ra,Imm₁₆



Clock Cycles: 100

Execution Units: All Integer ALU's

Exceptions: none

Notes:

DIVU – Unsigned Division

Description:

Divide source dividend operand by divisor operand and place the sum in the target register. All registers are integer registers. Arithmetic is unsigned twos-complement values.

Immediate mode is not available for this instruction.

Supported Operand Sizes: .b, .w, .t, .o

Operation:

$R_t = R_a / R_b$ or $R_t = R_a / \text{Imm}$ or $R_t = \text{Imm} / R_a$

Instruction Formats:

DIVU Rt, Ra, Rb – Register direct

39	34	33	32	31	30	29	28	23	22	21	16	15	14	9	8	7	5	4	0
7 ₆	1 ₂	0	Vb	Sb	Rb ₆	Sa	Ra ₆	St	Rt ₆	V	Sz ₃	2 ₅							

Clock Cycles: 100

Execution Units: All Integer ALU's

Exceptions: none

Notes:

EOR – Bitwise Exclusive Or

Description:

Bitwise exclusive ‘or’ two source operands and place the sum in the target register. All registers are integer registers. Arithmetic is signed twos-complement values.


Supported Operand Sizes: .b, .w, .t, .o, .c, .p, .n

Operation:

$$Rt = Ra \wedge Rb \text{ or } Rt = Ra \wedge Imm$$


Instruction Formats:

EOR Rt, Ra, Rb – Register direct



Clock Cycles: 1

EOR Rt,Ra,Imm₁₆



Clock Cycles: 1

Execution Units: All Integer ALU's

Exceptions: none

Notes:

ENOR – Bitwise Exclusive Nor

Description:

Bitwise exclusive ‘nor’ two source operands and place the result in the target register.


Supported Operand Sizes: .b, .w, .t, .o, .c, .p, .n

Operation:

$$Rt = \sim(Ra \wedge Rb) \text{ or } Rt = \sim(Ra \wedge Imm)$$


Instruction Formats:

ENOR Rt, Ra, Rb – Register direct



Clock Cycles: 1

ENOR Rt,Ra,Imm₁₆



Clock Cycles: 1

Clock Cycles: 1

Execution Units: All Integer ALU's

Exceptions: none

Notes:

PFX – Constant Postfix

Description:


The PFX instruction postfix is used to build large constants for use in the preceding instruction as the immediate constant for the instruction. There are three postfix instructions which extend the constant from different bit locations. They should be used in the order PFX0, PFX1. A postfix may be omitted if the omitted bits match what would be included.

Postfixes are normally caught at the decode stage and do not progress further in the pipeline. They are treated as a NOP instruction.

Supported Operand Sizes: N/A


Instruction Format:

This format extends the constant from bit 0 with the 32 bits specified in the instruction and sign extends the value to the width of the constant prefix buffer.




Instruction Format:

This format extends the previous constant value by 32 bits beginning at bit 32 and sign extends the value to the width of the machine.



Instruction Format:

This format extends the previous constant value by 32 bits beginning at bit 64 and sign extends the value to the width of the machine.



MULS – Multiply Signed

Description:

Multiply two source operands and place the sum in the target register. All registers are treated as integer registers. Arithmetic is signed twos-complement values. The 'S' flag indicates to perform an unsigned multiply.


Supported Operand Sizes: .b, .w, .t, .o

Operation:

$$Rt = Ra * Rb \text{ or } Rt = Ra * Imm$$


Instruction Formats:

MULS Rt, Ra, Rb – Register direct



Clock Cycles: 12

MULS Rt,Ra,Imm₁₆



Clock Cycles: 12

Clock Cycles: 12

Execution Units: All Integer ALU's

Exceptions: none

Notes:

MULU – Unsigned Multiplication

Description:

Multiply two source operands and place the product in the target register. All registers are treated as integer registers. Arithmetic is signed twos-complement values. The ‘S’ flag indicates to perform an unsigned multiply. Unsigned multiply can be used during index calculations.


Supported Operand Sizes: .b, .w, .t, .o

Operation:

$$Rt = Ra * Rb \text{ or } Rt = Ra * Imm$$


Instruction Formats:

MULU Rt, Ra, Rb – Register direct



Clock Cycles: 12

MULU Rt,Ra,Imm₁₆



Clock Cycles: 12

Execution Units: All Integer ALU's

Exceptions: none

Notes:

NAND – Bitwise And and Invert

Description:

Bitwise ‘nand’ two source operands and place the result in the target register.

Supported Operand Sizes: .b, .w, .t, .o, .c, .p, .n


Clock Cycles: 1

Operation:

$$Rt = \sim(Ra \& Rb)$$


Instruction Formats:

NAND Rt, Ra, Rb – Register direct



Clock Cycles: 1

NAND Rt,Ra,Imm₁₆



Clock Cycles: 1

Execution Units: All Integer ALU's

Exceptions: none

Notes:

NOR – Bitwise Or and Invert

Description:

Bitwise ‘or’ two source operands invert the result and place the result in the target register. All registers are integer registers.


Supported Operand Sizes: .b, .w, .t, .o, .c, .p, .n

Operation:

$$R_t = \sim(R_a \mid R_b)$$


Instruction Formats:

NOR Rt, Ra, Rb – Register direct



Clock Cycles: 1

NOR Rt,Ra,Imm₁₆



Clock Cycles: 1

Execution Units: All Integer ALU's

Exceptions: none

Notes:

OR – Bitwise Or

Description:

Bitwise ‘or’ two source operands and place the sum in the target register. All registers are integer registers. Arithmetic is signed twos-complement values.


Supported Operand Sizes: .b, .w, .t, .o, .c, .p, .n

Operation:

$$Rt = Ra \mid Rb \text{ or } Rt = Ra \mid Imm$$


Instruction Formats:

OR Rt, Ra, Rb – Register direct



Clock Cycles: 1

OR Rt,Ra,Imm₁₆



Clock Cycles: 1

Clock Cycles: 2

Execution Units: All Integer ALU's

Exceptions: none

Notes:


REVBIT – Reverse Bit Order

Description:

This instruction reverses the order of bits in Ra and stores the result in Rt.

Integer Instruction Format: R2

REVBIT Rt, Ra – Register direct



Clock Cycles: 1

Operation:

Execution Units: I

Clock Cycles: 1

Exceptions: none

Notes:

SQRT – Square Root


Description:

This instruction computes the square root value of the contents of the source operand and places the result in Rt.

Supported Operand Sizes: .b, .w, .t, .o

Integer Instruction Format: R2

SQRT Rt, Ra – Register direct



Clock Cycles: 1

Operation:

$$Rt = \text{SQRT}(Ra)$$

Execution Units: Integer ALU #0

Clock Cycles: 1

Exceptions: none

Notes:

Floating-Point Operations

Precision

Floating point operations are always performed at the greatest precision available. Lower precision formats are available for storage.

For decimal floating-point three storage formats are supported. 96-bit triple precision, 64-bit double precision, and 32-bit single precision values.


Representations

Binary Floats


Triple Precision, Float:96

The core uses a 96-bit triple precision binary floating-point representation.


96-bit values are more compact than 128-bit ones which reduces the amount of hardware required and data being transferred. They have enough significant digits for a wide variety of applications. 64-bit values are not sufficient for some applications. The question then is how much larger of a representation to use. 80-bits is popular, offering about 19 significant digits which is good for a wide variety of applications. 96-bit floats offer about 24 significant digits.




Double Precision, Float:64



Single Precision, Float:32




Half Precision, Float:16



Decimal Floats


The core uses a 96-bit densely packed decimal triple precision floating-point representation.



The significand stores 25 densely packed decimal digits. One whole digit before the decimal point.


The exponent is a power of ten as a binary number with an offset of 1535. Range is 10^{-1535} to 10^{1536}

64-bit double precision decimal floating point:



The significand stores 16 DPD digits. One whole digit before the decimal point.

32-bit single precision decimal floating point:



The significand store 7 DPD digits. One whole digit before the decimal point.

Rounding Modes

Binary Float Rounding Modes

Rm3	Rounding Mode
000	Round to nearest ties to even
001	Round to zero (truncate)
010	Round towards plus infinity
011	Round towards minus infinity
100	Round to nearest ties away from zero
101	Reserved
110	Reserved
111	Use rounding mode in float control register

Decimal Float Rounding Modes

Rm3	Rounding Mode
000	Round ceiling
001	Round floor
010	Round half up
011	Round half even
100	Round down
101	Reserved
110	Reserved
111	Use rounding mode in float control register

Operand Sizes

Sz ₃	Ext.	Operand
0		Reserved
1	.h	16-bit half
2	.s	32-bit single
3	.d	64-bit double
4		Reserved
5		Reserved
6	.t	96-bit triple
7		reserved


FABS – Absolute Value

Description:

This instruction computes the absolute value of the contents of the source operand and places the result in Rt. The sign bit of the value is cleared. No rounding occurs.

Integer Instruction Format: R1

FABS Rt, Ra, Rb – Register direct



Clock Cycles: 1

Operation:

$$FPt = \text{Abs}(FPa)$$

Execution Units: FPU #0

Clock Cycles: 1

Exceptions: none

Notes:

FADD –Float Addition

Description:

Add two source operands and place the sum in the target register. All registers values are treated as 96-bit floating-point values. An immediate value is converted to 96-bit triple precision from half, single, or double precision.

Supported Operand Sizes:

Operation:

$$Rt = Ra + Rb \text{ or } Rt = Ra + Imm$$

Clock Cycles: 8

Execution Units: All Integer ALU's

Exceptions: none

Notes:

Instruction Formats:

FADD Rt, Ra, Rb – Register direct

39	35	34	32	31	30	29	28	23	22	21	16	15	14	9	8	7	5	4	0
4 ₅	Rm ₃	0	Vb	Sb	Rb ₆	Sa	Ra ₆	St	Rt ₆	V	Sz ₃	12 ₅							

FADD Rt,Ra,Imm₁₆

39	32	31	30	23	22	21	16	15	14	9	8	7	5	4	0
Imm _{15..8}	S	Imm _{7..0}	Sa	Ra ₆	St	Rt ₆	V	Sz ₃	20 ₅						

FADD Rt,Ra,Imm₃₂

39	32	31	30	23	22	21	16	15	14	9	8	7	5	4	0
~ ₈	S	~ ₈	Sa	Ra ₆	St	Rt ₆	V	Sz ₃	20 ₅						
Immediate ₃₂										0 ₃	31 ₅				

FADD Rt,Ra,Imm₆₄

39	32	31	30	23	22	21	16	15	14	9	8	7	5	4	0
~ ₈	S	~ ₈	Sa	Ra ₆	St	Rt ₆	V	Sz ₃	20 ₅						
Immediate _{31..0}										0 ₃	31 ₅				
Immediate _{63..32}										1 ₃	31 ₅				

FADD Rt,Ra,Imm₆₄

39	32	31	30	23	22	21	16	15	14	9	8	7	5	4	0
~ ₈	S	~ ₈	Sa	Ra ₆	St	Rt ₆	V	Sz ₃	20 ₅						
Immediate _{31..0}										0 ₃	31 ₅				
Immediate _{63..32}										1 ₃	31 ₅				
Immediate _{95..64}										2 ₃	31 ₅				

FCMP - Comparison

Description:

Compare two source operands and place the result in the target register. The result is a vector identifying the relationship between the two source operands as floating-point values. This instruction may compare against lower precision immediate values to conserve code space.

Supported Operand Sizes:

Operation:

$Rt = Ra \text{ ? } Rb$ or $Rt = Ra \text{ ? } Imm$ or $Rt = Imm \text{ ? } Ra$

Clock Cycles: 1


Execution Units: All Integer ALU's

Exceptions: none

Notes:


Instruction Formats:

FCMP Rt, Ra, Rb – Register direct



Clock Cycles: 1

FCMP Rt,Ra,Imm₁₃



Clock Cycles: 1

Rt bit	Mnem.	Meaning	Test
Float Compare Results			
0	EQ	equal	!nan & eq
1	NE	not equal	!eq
2	GT	greater than	!nan & !eq & !lt & !inf
3	UGT	Unordered or greater than	Nan (!eq & !lt & !inf)
4	GE	greater than or equal	Eq (!nan & !lt & !inf)
5	UGE	Unordered or greater than or equal	Nan (!lt eq)
6	LT	Less than	Lt & (!nan & !inf & !eq)
7	ULT	Unordered or less than	Nan (!eq & lt)
8	LE	Less than or equal	Eq (lt & !nan)
9	ULE	unordered less than or equal	Nan (eq lt)
10	GL	Greater than or less than	!nan & (!eq & !inf)
11	UGL	Unordered or greater than or less than	Nan !eq
12	ORD	Greater than less than or equal / ordered	!nan
13	UN	Unordered	Nan
14			
15			

FDIV –Float Division

Description:

Divide two source operands and place the quotient in the target register. All registers values are treated as 96-bit floating-point values.

Supported Operand Sizes:

Operation:

$$Rt = Ra / Rb \text{ or } Rt = Ra / Imm \text{ or } Rt = Imm / Ra$$

Clock Cycles:


Execution Units: All Integer ALU's

Exceptions: none

Notes:


Instruction Formats:

FDIV Rt, Ra, Rb – Register direct



Clock Cycles: 150

FDIV Rt,Ra,Imm₁₆



Clock Cycles: 150

FMUL –Float Multiplication

Description:

Multiply two source operands and place the product in the target register. All registers values are treated as 96-bit floating-point values.

Supported Operand Sizes:

Operation:

$$Rt = Ra * Rb \text{ or } Rt = Ra * Imm$$

Clock Cycles:


Execution Units: All Integer ALU's

Exceptions: none

Notes:


Instruction Formats:

FDIV Rt, Ra, Rb – Register direct



Clock Cycles: 8

FDIV Rt,Ra,Imm₁₃



Clock Cycles: 8


FNEG – Negate Value

Description:

This instruction computes the negative value of the contents of the source operand and places the result in Rt. The sign bit of the value is inverted. No rounding occurs.

Integer Instruction Format: R1

FNEG Rt, Ra, Rb – Register direct



Clock Cycles: 1

Operation:

$$Rt = -Ra$$

Execution Units: FPU #0

Clock Cycles: 1

Exceptions: none

Notes:

FSCALEB –Scale Exponent

Description:

Add the source operand to the exponent.

Supported Operand Sizes:

Operation:

Clock Cycles:


Execution Units: All Integer ALU's

Exceptions: none

Notes:


Instruction Formats:

FSCALEB Rt, Ra, Rb – Register direct



Clock Cycles: 1

FSCALEB Rt, Ra, #Imm – Immediate



Clock Cycles: 1

FSUB –Float Subtraction

Description:

Subtract two source operands and place the difference in the target register. All registers values are treated as 88-bit floating-point values. This is an alternate mnemonic for the [FADD](#) instruction where the second source operand, Rb is assumed negated.

Supported Operand Sizes:

Operation:

$$Rt = Ra + -Rb \text{ or } Rt = Ra + -Imm$$

Clock Cycles: 8


Execution Units: All Integer ALU's

Exceptions: none

Notes:


Instruction Formats:

FSUB Rt, Ra, Rb – Register direct



Clock Cycles: 8

FSUB Rt,Ra,Imm₁₃



Clock Cycles: 8

S


FTRUNC – Truncate Fraction

Description:

This instruction truncates off the fractional portion of the number leaving only the integer portion.
No rounding occurs.

Integer Instruction Format: R1

FTRUNC Rt, Ra, Rb – Register direct



Clock Cycles: 1

Operation:

$$Rt = \text{Trunc}(Ra)$$

Execution Units: FPU #0

Clock Cycles: 1

Exceptions: none

Notes:

String Operations

Representations

Strings

95	92	91	64	63	0
Typ	Length ₂₈	Pointer ₆₄			

UTF8 Chars

95	0
12 characters	

UTF24 Chars

95	0
4 characters	

CHRNDX – Character Index


Description:

This instruction searches Ra, which is treated as an array of characters, for a character value specified by Rb and places the index of the character into the target register Rt. If the character is not found -1 is placed in the target register. A common use would be to search for a null byte. The index result may vary from -1 to +11 for UTF8 characters or -1 to +3 for UTF24 characters. The index of the first found byte is returned (closest to zero).

Supported Operand Sizes: .b, .c


Instruction Formats:

CHRNDX Rt, Ra, Rb – Register direct



Clock Cycles: 1

CHRNDX Rt,Ra,Imm₁₅



Clock Cycles: 1

Operation:

Rt = Index of (Rb in Ra)

Execution Units: All Integer ALU's

Exceptions: none

Notes:

Bit Manipulation Operations

CLR – Clear Bit Field

Description:

A bit field in the source operand is cleared and the result placed in the target register. The specified bit to clear is modulo the operand size.

Supported Operand Sizes: .b, .w, .t, .o

Flag Updates: none

Operation:

$R_t = R_a \& \sim \text{bit } R_b \text{ or } R_a = R_a \& \sim \text{bit imm}$

Instruction Formats:

CLR Rt, Ra, Rb

39	36	35	31	30	29	28	23	22	21	16	15	14	9	8	7	5	4	0
0 ₄		~ ₅		Vb	Sb		Rb ₆	Sa		Ra ₆	St		Rt ₆	V		Sz ₃		13 ₅

Clock Cycles: 1

CLR Rt, Ra, Offs₇, Wid₄

39	36	35	30	29	23	22	21	16	15	14	9	8	7	5	4	0
8 ₄		Wid ₆		Offs ₇		Sa		Ra ₆	St		Rt ₆	V		Sz ₃		13 ₅

Clock Cycles: 1

CLR Rt, Ra, Imm₈, Imm₈

39	36	35	32	31	30	29	23	22	21	16	15	14	9	8	7	5	4	0
8 ₄		~ ₄		~		~ ₇		Sa		Ra ₆	St		Rt ₆	V		Sz ₃		13 ₅
~ ₁₆							Width ₈					Offset ₈				0 ₃		31 ₅

Clock Cycles: 1

Clock Cycles:

Execution Units: All Integer ALU's

Exceptions: none

Notes:

COM – Complement Bit Field

Description:

A bit in the source operand is changed and placed in the target register. The specified bit to change is modulo the operand size.

Supported Operand Sizes: .b, .w, .t, .o


Flag Updates: none

Operation:


$Rt[Rb] = \sim Ra[Rb]$ or $Rt[Imm] = \sim Ra[Imm]$

Instruction Formats:


COM Rt, Ra, Rb



COM Rt, Ra, Offs₇, Wid₆



COM Rt, Ra, Imm₈, Imm₈



Clock Cycles: 1

Execution Units: All Integer ALU's

Exceptions: none

Notes:

SET – Set Bit Field

Description:

A bit in the source operand is set and placed in the target register.


Supported Operand Sizes: .b, .w, .t, .o

Operation:


$R_t = R_a \mid \text{bit } R_b \text{ or } R_t = R_a \text{ or Bit[Imm]}$

Instruction Formats:


SET Rt, Ra, Rb



SET Rt, Ra, Offs₇, Wid₆



SET Rt, Ra, Offset₈, Width₈



Clock Cycles: 1

Execution Units: All Integer ALU's

Exceptions: none

Notes:

EXTS – Extract Signed Bit Field

Description:

Extract a bit field from the source operand and place the bit field in the target register. The field is sign extended.


Supported Operand Sizes: .b, .w, .t, .o

Operation:

$R_t = R_a[R_b]$ or $R_t = R_a[Imm]$


Instruction Formats:

EXTS Rt, Ra, Rb




Clock Cycles: 1

EXTS Rt, Ra, Offs₇, Wid₆



EXTS Rt, Ra, Offset₈, Width₈



Clock Cycles: 1

Execution Units: All Integer ALU's

Exceptions: none

Notes:

EXTU – Extract Bit Field

Description:

Extract a bit field from the source operand and place the bit field in the target register. The field is zero extended.


Supported Operand Sizes: .b, .w, .t, .o

Operation:

$Rt = Ra[Rb]$ or $Rt = Ra[Imm]$


Instruction Formats:

EXTU Rt, Ra, Rb




Clock Cycles: 1

EXTU Rt, Ra, Offs₇, Wid₆



EXTU Rt, Ra, Offset₈, Width₈



Clock Cycles: 1

Execution Units: All Integer ALU's

Exceptions: none

Notes:

Shift and Rotate Operations

ASL – Arithmetic Shift Left

Description:

Shift the first source operand to the left by the number of bits specified by the second source operand and place the result in the target register. All registers are integer registers. Arithmetic is signed twos-complement values. The least significant bit is filled with the value of 'N' specified in the instruction.

Supported Operand Sizes: .b, .w, .t, .o

Operation:

$Rt = Ra \ll Rb$ or $Rt = Ra \ll Imm$

Instruction Formats:

ASL Rt, Ra, Rb

39	34	3332	31	30	29	28	23	22	21	16	15	14	9	8	7	5	4	0
0 ₆	~ ₂	0	Vb	Sb	Rb ₆	Sa	Ra ₆	St	Rt ₆	V	Sz ₃	14 ₅						

Clock Cycles: 1

ASL Rt, Ra, Imm₇

39	34	3332	31	30	29	23	22	21	16	15	14	9	8	7	5	4	0
32 ₆	~ ₂	0	0	Imm ₇	Sa	Ra ₆	St	Rt ₆	V	Sz ₃	14 ₅						

Clock Cycles: 1

Clock Cycles:

Execution Units: All Integer ALU's

Exceptions: none

Notes:

ASR – Arithmetic Shift Right

Description:

Shift the first source operand to the right, preserving the sign bit, by the number of bits specified by the second source operand and place the result in the target register. All registers are integer registers. Arithmetic is signed twos-complement values.


Supported Operand Sizes: .b, .w, .l

Operation:

$Rt = Ra \gg Rb$ or $Rt = Ra \gg Imm$

Instruction Formats:

ASR Rt, Ra, Rb



Clock Cycles: 1

ASR Rt, Ra, Imm₇



Clock Cycles: 1

Clock Cycles:

Execution Units: All Integer ALU's

Exceptions: none

Notes:

SBX – Sign Bit Extend

Description:


Sign extend a value beginning at a specified bit to the width of the register and place the result in the target register. All registers are integer registers.

Supported Operand Sizes: .b, .w, .t, .o

Operation:

Instruction Formats:

SXB Rt, Ra, Rb



Clock Cycles: 1

SXB Rt, Ra, Imm₇



Clock Cycles: 1

Clock Cycles:

Execution Units: All Integer ALU's

Exceptions: none

Notes:

LSL – Logical Shift Left

Description:

Shift the first source operand to the left by the number of bits specified by the second source operand and place the result in the target register. All registers are integer registers. Arithmetic is signed two's-complement values. Fill the least significant bit with the value specified by 'N' in the instruction.

Supported Operand Sizes: .b, .w, .l

Operation:

$Rt = Ra \ll Rb$ or $Rt = Ra \ll Imm$

Instruction Formats:

LSL Rt, Ra, Rb

39	34	3332	31	30	29	28	23	22	21	16	15	14	9	8	7	5	4	0
2 ₆	~ ₂	0	Vb	Sb	Rb ₆	Sa	Ra ₆	St	Rt ₆	V	Sz ₃	14 ₅						

Clock Cycles: 1

LSL Rt, Ra, Imm₇

39	34	3332	31	30	29	23	22	21	16	15	14	9	8	7	5	4	0
34 ₆	~ ₂	0	0	Imm ₇	Sa	Ra ₆	St	Rt ₆	V	Sz ₃	14 ₅						

Clock Cycles: 1

Clock Cycles:

Execution Units: All Integer ALU's

Exceptions: none

Notes:

LSR – Logical Shift Right

Description:

Shift the first source operand to the right by the number of bits specified by the second source operand and place the result in the target register. All registers are integer registers. Arithmetic is signed two's-complement values. Fill the least significant bit with the value specified by 'N' in the instruction.

Supported Operand Sizes: .b, .w, .t, .o

Operation:

$Rt = Ra \gg Rb$ or $Rt = Ra \gg Imm$

Instruction Formats:

LSR Rt, Ra, Rb

39	34	3332	31	30	29	28	23	22	21	16	15	14	9	8	7	5	4	0
3 ₆	~ ₂	0	Vb	Sb	Rb ₆	Sa	Ra ₆	St	Rt ₆	V	Sz ₃	14 ₅						

Clock Cycles: 1

LSR Rt, Ra, Imm₇

39	34	3332	31	30	29	23	22	21	16	15	14	9	8	7	5	4	0
35 ₆	~ ₂	0	0	Imm ₇	Sa	Ra ₆	St	Rt ₆	V	Sz ₃	14 ₅						

Clock Cycles: 1

Clock Cycles:

Execution Units: All Integer ALU's

Exceptions: none

Notes:

ROL – Rotate Left

Description:

Rotate the first source operand to the left by the number of bits specified by the second source operand and place the result in the target register. All registers are integer registers. Arithmetic is signed twos-complement values. The least significant bit is set to the value of the most significant bit exclusively or'd with the value 'N' from the instruction.

Supported Operand Sizes: .b, .w, .t, .o

Operation:

$Rt = Ra \ll Rb$ or $Rt = Ra \ll Imm$

Instruction Formats:

ROL Rt, Ra, Rb

39	34	3332	31	30	29	28	23	22	21	16	15	14	9	8	7	5	4	0
4 ₆	~ ₂	0	Vb	Sb	Rb ₆	Sa	Ra ₆	St	Rt ₆	V	Sz ₃	14 ₅						

Clock Cycles: 1

ROL Rt, Ra, Imm₇

39	34	3332	31	30	29	23	22	21	16	15	14	9	8	7	5	4	0
36 ₆	~ ₂	0	0	Imm ₇	Sa	Ra ₆	St	Rt ₆	V	Sz ₃	14 ₅						

Clock Cycles: 1

Clock Cycles:

Execution Units: All Integer ALU's

Exceptions: none

Notes:

ROR – Rotate Right

Description:

Rotate the first source operand through the carry to the right by the number of bits specified by the second source operand and place the result in the target register. All registers are integer registers. Arithmetic is signed twos-complement values. The most significant bit is set to the value of the least significant bit exclusively or'd with the value 'N' from the instruction.

Supported Operand Sizes: .b, .w, .l

Operation:

$Rt = Ra \gg Rb$ or $Rt = Ra \gg Imm$

Instruction Formats:

ROR Rt, Ra, Rb

39	34	3332	31	30	29	28	23	22	21	16	15	14	9	8	7	5	4	0
5 ₆	~ ₂	0	Vb	Sb	Rb ₆	Sa	Ra ₆	St	Rt ₆	V	Sz ₃	14 ₅						

Clock Cycles: 1

ROR Rt, Ra, Imm₇

39	34	3332	31	30	29	23	22	21	16	15	14	9	8	7	5	4	0
37 ₆	~ ₂	0	0	Imm ₇	Sa	Ra ₆	St	Rt ₆	V	Sz ₃	14 ₅						

Clock Cycles: 1

Clock Cycles:

Execution Units: All Integer ALU's

Exceptions: none

Notes:


VSHLV – Shift Vector Left

Description

Elements of the vector are transferred upwards to the next element position. The first is loaded with the value zero. This is also called a slide operation.


Instruction Formats:

VSHLV Rt, Ra, Rb



Clock Cycles: 1

VSHLV Rt, Ra, Imm₇



Clock Cycles: 1

Operation

Amt = Rb

For x = VL-1 to Amt

Vt[x] = Va[x-amt]

For x = Amt-1 to 0

Vt[x] = 0


Exceptions: none

VSHRV – Shift Vector Right

Description

Elements of the vector are transferred downwards to the next element position. The last is loaded with the value zero. This is also called a slide operation.

VSHLR Rt, Ra, Rb



Clock Cycles: 1

VSHLR Rt, Ra, Imm₇



Clock Cycles: 1

Operation

Amt = Rb

For x = 0 to VL-Amt

$Vt[x] = Va[x+amt]$

For x = VL-Amt + 1 to VL-1

$Vt[x] = 0$

Exceptions: none

ZBX – Zero Bit Extend

Description:

Zero extend a value beginning at a specified bit to the width of the register and place the result in the target register. All registers are integer registers.


Supported Operand Sizes: .b, .w, .l

Operation:

$R_t = \text{Zero Extend}(R_a)$


Instruction Formats:

ZXB Rt, Ra, Rb



Clock Cycles: 1

ZXB Rt, Ra, Imm₇



Clock Cycles: 1

Clock Cycles:

Execution Units: All Integer ALU's

Exceptions: none

Notes:

Flow Control Instructions


Bcc – Conditional Branch

Bcc Pn, label

Description:

Branch if the predicate condition is met. The displacement is relative to the address of the branch instruction. The branch range is +/- 8MB.

Instruction Format:



Cond ₅	Mnem.	Meaning	Test
Integer Compare Results			
0	EQ	= equal	
1	LT	< less than	
2	LE	<= less than or equal	
3	LO / CS	< unsigned less than	
4	LS	<= unsigned less than or equal	
5	ODD	Odd	
6	Z	0	
7	MI	< 0	
8	NE	< > not equal	
9	GE	>= greater than or equal	
10	GT	> greater than	
11	HS / CC	unsigned greater than or equal	
12	HI	unsigned greater than	
13	EVEN	Even	
14	NZ	Not 0	
15	SR	Branch subroutine	
Cond ₅	Mnem.	Meaning	Test
Float Compare Results			
16	EQ	equal	!nan & eq
17	NE	not equal	!eq
18	GT	greater than	!nan & !eq & !lt & !inf
19	UGT	Unordered or greater than	Nan (!eq & !lt & !inf)
20	GE	greater than or equal	Eq (!nan & !lt & !inf)
21	UGE	Unordered or greater than or equal	Nan (!lt eq)
22	LT	Less than	Lt & (!nan & !inf & !eq)
23	ULT	Unordered or less than	Nan (!eq & lt)
24	LE	Less than or equal	Eq (lt & !nan)
25	ULE	unordered less than or equal	Nan (eq lt)
26	GL	Greater than or less than	!nan & (!eq & !inf)
27	UGL	Unordered or greater than or less than	Nan !eq
28	ORD	Greater than less than or equal / ordered	!nan
29	UN	Unordered	Nan
30			
31			


Clock Cycles: 4

BRA – Unconditional Branch

Description:

Unconditionally branch to a new program address. The displacement is relative to the address of the branch instruction. The branch range is +/- 64MB.

Instruction Format:



Clock Cycles: 3

BRK – Breakpoint

Description:

Execute the breakpoint exception. This is a form of the TRAP instruction.

Instruction Format:




BSR – Branch to Subroutine

Description:

Branch to a subroutine placing the address of the next instruction in a register. The displacement is relative to the address of the branch instruction. The branch range is +/- 8MB.

Instruction Format:



Clock Cycles: 3

DBcc – Decrement and Branch

DBcc Rn, label

Description:

Decrement the loop counter and branch if the condition is false and the loop counter is not equal to minus one. The displacement is relative to the address of the branch instruction. The branch range is +/- 8MB.

Instruction Format:

39	16	15	10	9	5	4	0
Disp _{23..0}				Rn ₆	Cond ₅	29 ₅	

JMP – Jump to Address

Description:

Compute the effective address and jump to it. If Ra=53 then the program counter is used.

Flag Updates:

None.

Operation:

$PC = Ra + Rb$ or $PC = Ra + Imm$

Clock Cycles:


Execution Units: All Integer ALU's

Exceptions: none

Notes:


Instruction Formats:

JMP (Ra, Rb)



Clock Cycles: 1

JMP Imm₁₆ (Ra)



Clock Cycles: 1

JSR – Jump to Subroutine

Description:

Compute the effective address and jump to it. The address of the instruction is stored in a register.
If Ra=53 then the program counter is used.

Flag Updates:

None.

Operation:

$R_t = PC$

$PC = Ra + Rb$ or $PC = Ra + Imm$

Clock Cycles:


Execution Units: All Integer ALU's

Exceptions: none

Notes:


Instruction Formats:

JSR (Ra, Rb)



Clock Cycles: 1

JSR Imm₁₆ (Ra)



Clock Cycles: 1


NOP – No Operation

NOP

Description:

This instruction does not perform any operation. Ty₃ 0 to 3 indicates a postfix instruction, and these codes should not be used for other NOPs.


Instruction Format:



RTE – Return From Exception

Instruction Formats:

RTE #Rpt



Field Description:

Rpt₇ is the number of bytes to skip past the return address. This is to allow inline subroutine arguments. Up to 128 bytes may be skipped over. For externally triggered interrupts this field should be zero.

D₂ specifies the number of internal stack entries to unstack. It may be used to perform a multi-level return. Legal values for D are 1,2 or 3. In most cases a single entry is unstacked. If two entries are unstack a two-up level return will occur.

Operation:

Optionally pop the status register, condition code group register, and program counter from the internal stack. Add Rpt tetras to the program counter, and Arg tetras to the stack pointer. If returning from an application trap the status register is not popped from the stack.

TRAP – Trap

Description:

Execute trap. The data field is loaded into the specified target register, Rt. The trap number to execute comes from the contents of register Ra or an immediate value encoded in the instruction. The trap number must be between 1 and 511. Trap numbers below 64 are reserved for the system. Trap numbers 64 and above may be used by applications.

Traps below 64 will use the vector base register to lookup the location of the service routine. Traps above 64 will use the application control register to lookup the location of the service routine.

Instruction Format:

TRAP Rt, Ra, #Data

39	33	32	31	24	23	22	21	16	15	14	13	8	7	5	4	0
Imm _{14..8}	0	Imm _{7..0}	Va	Sa	Ra ₆	0	0	Rt ₆	0 ₃	0 ₅						

TRAP Rt, #Vec, #Data

39	33	32	31	24	23	16	15	14	13	8	7	6	5	4	0
Imm _{14..8}	1	Imm _{7..0}	Vec ₈	0	0	Rt ₆	~ ₂	V ₉	0 ₅						

Clock Cycles: 1

Operation:

The program counter and the status register are pushed on an internal stack. Next the vector is fetched from the exception vector table and jumped to.

Memory Operations

AMADD - Addition


Description:

Atomically add source operand register Rb to value from memory and store the result back to memory. The original value of the memory cell is stored in register Rt. The memory address is contained in register Ra.

Supported Operand Sizes: .t, .o, .n


Instruction Formats: AMO

AMADD Rt, Rb, [Ra]



Clock Cycles:

AMADD Rt, imm, [Ra]



Clock Cycles:

AMAND – Bitwise And

Description:

Bitwise ‘And’ source operand register Rb to value from memory and store the result back to memory. The original value of the memory cell is stored in register Rt. The memory address is contained in register Ra.

Supported Operand Sizes: .t, .o, .n

Instruction Formats: AMO

AMAND Rt, Rb, [Ra]

39	35	34	33	3231	30	29	28	23	22	21	16	15	14	9	8	75	4	0
8 ₅	aq	rl	O ₂	Vb	Sb	Rb ₆	Sa	Ra ₆	St	Rt ₆	V	Sz ₃	26 ₅					

Clock Cycles:

AMAND Rt, imm, [Ra]

39	35	34	33	3231	30	23	22	21	16	15	14	9	8	7	5	4	0
24 ₅	aq	rl	0	Imm ₈	Sa	Ra ₆	St	Rt ₆	V	Sz ₃	26 ₅						

Clock Cycles:

AMASL – Arithmetic Shift Left

Description:

Atomically shift left source operand from memory by Rb and store the result back to memory. The original value of the memory cell is stored in register Rt. The memory address is contained in register Ra.

Supported Operand Sizes: .t, .o, .n

Instruction Formats: AMO

AMASL Rt, Rb, [Ra]

39	35	34	33	3231	30	29	28	23	22	21	16	15	14	9	8	75	4	0
6 ₅	aq	rl	0 ₂	Vb	Sb	Rb ₆	Sa	Ra ₆	St	Rt ₆	V	Sz ₃	26 ₅					

Clock Cycles:

AMASL Rt, imm, [Ra]

39	35	34	33	3231	30	23	22	21	16	15	14	9	8	75	4	0
22 ₅	aq	rl	0	Imm ₈	Sa	Ra ₆	St	Rt ₆	V	Sz ₃	26 ₅					

Clock Cycles:

AMEOR – Bitwise Exclusive Or


Description:

Bitwise exclusive ‘Or’ source operand register Rb to value from memory and store the result back to memory. The original value of the memory cell is stored in register Rt. The memory address is contained in register Ra.

Supported Operand Sizes: .t, .o, .n


Instruction Formats: AMO

AMEOR Rt, Rb, [Ra]



Clock Cycles:

AMEOR Rt, imm, [Ra]



Clock Cycles:

AMLSR – Logical Shift Right


Description:

Atomically shift right source operand from memory by Rb and store the result back to memory. The original value of the memory cell is stored in register Rt. The memory address is contained in register Ra.

Supported Operand Sizes: .t, .o, .n


Instruction Formats: AMO

AMLSR Rt, Rb, [Ra]



Clock Cycles:

AMLSR Rt, imm, [Ra]



Clock Cycles:

AMMIN - Minimum

Description:

If Rb is less than the value from memory, store Rb to memory. The original value of the memory cell is stored in register Rt. The memory address is contained in register Ra. Values are treated as signed two's complement integers. This operation is performed in an atomic fashion.

Supported Operand Sizes: .t, .o, .n

Instruction Formats: AMO

AMMIN Rt, Rb, [Ra]

39	35	34	33	3231	30	29	28	23	22	21	16	15	14	9	8	7	5	4	0
2 ₅	aq	rl	0 ₂	Vb	Sb	Rb ₆	Sa	Ra ₆	St	Rt ₆	V	Sz ₃	26 ₅						

Clock Cycles:

AMMINU - Minimum

Description:

If Rb is less than the value from memory, store Rb to memory. The original value of the memory cell is stored in register Rt. The memory address is contained in register Ra. Values are treated as unsigned integers. This operation is performed in an atomic fashion.

Supported Operand Sizes: .t, .o, .n

Instruction Formats: AMO

AMMINU Rt, Rb, [Ra]

39	35	34	33	3231	30	29	28	23	22	21	16	15	14	9	8	7	5	4	0
12 ₅	aq	rl	0 ₂	Vb	Sb	Rb ₆	Sa	Ra ₆	St	Rt ₆	V	Sz ₃	26 ₅						

Clock Cycles:

AMOR – Bitwise Or


Description:

Bitwise ‘Or’ source operand register Rb to value from memory and store the result back to memory. The original value of the memory cell is stored in register Rt. The memory address is contained in register Ra.

Supported Operand Sizes: .t, .o, .n


Instruction Formats: AMO

AMOR Rt, Rb, [Ra]



Clock Cycles:

AMOR Rt, imm, [Ra]



Clock Cycles:

CMPXCHG – Compare and Exchange

Description:

If the contents of the addressed memory cell is equal to the contents of Rb then a value is stored to memory from the source register Rc. The original contents of the memory cell are loaded into register Rt. The memory address is contained in register Ra. The memory address must be properly aligned. If the operation was successful then Rt and Rb will be the same value. The compare and swap operation is an atomic operation; no other access is allowed between the load and potential store operation.

Supported Operand Sizes: .t, .o, .n

Sz ₃	Ext.	Operand
0	.b	8-bit Byte
1	.w	16-bit Wyde
2	.t	32-bit Tetra
3	.o	64-bit Octa
4	.c	24-bit
5	.p	40-bit
6	.n	96-bit
7		reserved

Instruction Formats: CMPXCHG

CMPXCHG Rt, Rb, Rc, [Ra]

39	38	37	32	31	30	29	28	24	22	21	16	15	14	9	8	7	5	4	0
~	Vc	Rc ₆	Sc	Vb	Sb	Rb ₆	Sa	Ra ₆	St	Rt ₆	V	Sz ₃	25 ₅						

Clock Cycles:

Notes:

FLOAD Rn,<ea>

Description:

Load register Rt from floating-point source. The source value is converted to the machine width; 96-bit triple precision.

Supported Operand Sizes: .b, .w, .t, .o, .p, .n

Sz ₃	Ext.	Operand
0		reserved
1	.h	16-bit half
2	.s	32-bit single
3	.d	64-bit double
4		Reserved
5		Reserved
6	.t	96-bit triple
7		reserved

Instruction Formats: NDXL

FLOAD Rt, d(Rb,Rc*Sc) – indexed

39	38	37	32	31	30	29	28	24	22	21	16	15	9	8	7	5	4	0
1	V _c	R _{c6}	Sc	V _b	S _b	R _{b6}	St	R _{t6}	D _{6..0}	V	Sz ₃	16 ₅						

Clock Cycles:

Notes:

FSTORE Ra,<ea>

Description:

Store register Ra to destination. The register is converted from triple precision to the storage precision.

Supported Operand Sizes: .h, .s, .d, .t

Sz ₃	Ext.	Operand
0		Reserved
1	.h	16-bit half
2	.s	32-bit single
3	.d	64-bit double
4		Reserved
5		reserved
6	.t	96-bit triple
7		reserved

Instruction Formats: NDXS

STORE Ra, d(Rb, Rc*Sc) – Indexed

39	38	37	32	31	30	29	28	24	22	21	16	15	9	8	7	5	4	0
1	Vc	Rc ₆	Sc	Vb	Sb	Rb ₆	Sa	Ra ₆	D _{6..0}	V	Sz ₃	18 ₅						

Clock Cycles:

Notes:

LOAD Rn,<ea>

Description:

Load register Rt from source. The source value is sign extended to the machine width. Loading register r54, the stack canary placeholder, will cause a check trap if the value loaded is not equal to the current value of the stack canary register.

Supported Operand Sizes: .b, .w, .t, .o, .p, .n

Sz ₃	Ext.	Operand
0	.b	8-bit Byte
1	.w	16-bit Wyde
2	.t	32-bit Tetra
3	.o	64-bit Octa
4	.c	24-bit
5	.p	40-bit
6	.n	96-bit
7		group

Instruction Formats: NDXL

LOAD Rt, d(Rb,Rc*Sc) – indexed

39	38	37	32	31	30	29	28	24	22	21	16	15	9	8	7	5	4	0
0	Vc	Rc ₆	Sc	Vb	Sb	Rb ₆	St	Rt ₆	D _{6..0}	V	Sz ₃	16 ₅						

Clock Cycles:

Notes:

LOADG Gn,<ea>

Description:

Load group of five registers from source.

Gn	Registers
0	R0 to R4
1	R5 to R9
2	R10 to R14
3	R15 to R19
4	R20 to R24
5	R25 to R29
6	R30 to R34
7	R35 to R39

Gn	Registers
8	R40 to R44
9	R45 to R49
10	R50 to R54
11	R55 to R59
12	R60 to R64
13	ASP, SSP, HSP, MSP

Supported Operand Sizes: .b, .w, .l

Instruction Formats: NDXL

LOADG Gt, d(Rb,Rc*Sc) – indexed

39	38	33	32	31	30	29	24	23	22	21	20	19	16	15	8	7	5	4	0
Vc	Rc ₆	Sc	Vb	Sb	Rb ₆	Vt	~	~ ₂	Gt ₄	D _{7..0}	7 ₃	16 ₅							

Clock Cycles:

Notes:

LOADZ Rn,<ea>

Description:

Load register Rt from source. The source value is zero extended to the machine width. Loading register r54, the stack canary placeholder, will cause a check trap if the value loaded is not equal to the current value of the stack canary register.

Supported Operand Sizes: .b, .w, .t, .o, .p, .n

Sz ₃	Ext.	Operand
0	.b	8-bit Byte
1	.w	16-bit Wyde
2	.t	32-bit Tetra
3	.o	64-bit Octa
4	.c	24-bit
5	.p	40-bit
6	.n	96-bit
7		reserved

Instruction Formats: NDXL

LOAD Rt, d(Rb,Rc*Sc) – indexed

39	38	37	32	31	30	29	28	24	22	21	16	15	9	8	7	5	4	0
~	Vc	Rc ₆	Sc	Vb	Sb	Rb ₆	St	Rt ₆	D _{6..0}	V	Sz ₃	17 ₅						

Clock Cycles:

Notes:

STORE Ra,<ea>

Description:

Store register Ra to destination.

Supported Operand Sizes: .b, .w, .t, .o, .p, .n

Sz ₃	Ext.	Operand
0	.b	8-bit Byte
1	.w	16-bit Wyde
2	.t	32-bit Tetra
3	.o	64-bit Octa
4	.c	24-bit
5	.p	40-bit
6	.n	96-bit
7		group

Instruction Formats: NDXS

STORE Ra, d(Rb, Rc*Sc) – Indexed

39	38	37	32	31	30	29	28	24	22	21	16	15	9	8	7	5	4	0
0	Vc	Rc ₆	Sc	Vb	Sb	Rb ₆	Sa	Ra ₆	D _{6..0}	V	Sz ₃	18 ₅						

Clock Cycles:

Notes:

STOREG Gt,<ea>

Description:

Store register group to destination. The destination is a 512 bit / 64 byte aligned region of memory.

Gn	Registers
0	R0 to R4
1	R5 to R9
2	R10 to R14
3	R15 to R19
4	R20 to R24
5	R25 to R29
6	R30 to R34
7	R35 to R39

Gn	Registers
8	R40 to R44
9	R45 to R49
10	R50 to R54
11	R55 to R59
12	R60 to R64
13	ASP, SSP, HSP, MSP

Supported Operand Sizes: .b, .w, .l

Instruction Formats: NDXS

STOREG Ga, d(Rb, Rc*Sc) – Indexed

39	38	33	32	31	30	29	24	23	22	21	20	19	16	15	8	7	5	4	0
Vc	Rc ₆	Sc	Vb	Sb	Rb ₆	Va	~	~ ₂	Ga ₄	D _{7..0}	7 ₃	18 ₅							

Clock Cycles:

Notes:

Compare and Exchange

```

ATOM a0,“AAAAAA”
LOAD a0,[a3]
CMP t0,a0,a1
PEQ t0,”TTF”
STORE a2,[a3]
LDI a0,1
LDI a0,0

```

Load add and store:

```

ATOM “AAA”
LOAD a0,[a2]
ADD t0,a0,a1
STORE t0,[a2]

```

Load or and store

```

ATOM “AAA”

```

```
LOAD a0,[a2]
OR t0,a0,a1
STORE t0,[a2]
```

Load and complement and store

```
ATOM "AAA"
LOAD a0,[a2]
AND t0,a0,~a1
STORE t0,[a2]
```

Vector Specific Instructions

V2BITS


Description

Convert Boolean vector to bits. A bit specified by Rb or an immediate of each vector element is copied to the bit corresponding to the vector element in the target register. The target register is a scalar register. Usually, Rb would be zero so that the least significant bit of the vector is copied.

A typical use is in moving the result of a vector compare operation into a mask register.


Instruction Format: R2

V2BITS Rt, Ra, Rb – Register direct



Clock Cycles: 1

V2BITS Rt, Ra, #bit – Register direct



Clock Cycles: 1

Operation

For x = 0 to VL-1

$$Rt.bit[x] = Ra[x].bit[Rb]$$

Exceptions: none

Example:

```

cmp v1,v2,v3      ; compare vectors v2 and v3
v2bits m1,v1,#8   ; move NE status to bits in m1
vmask "11100000"
add v4,v5,v6       ; perform some masked vector operations
muls v7,v8,v9
add v7,v7,v4

```

Cryptographic Accelerator Instructions

AES64DS – Final Round Decryption

Description:

Perform the final round of decryption for the AES standard. Registers Rb, Ra represent the entire AES state.

Integer Instruction Format: R3

47	41	49 38	37	36 35	34	29	28 27	26	21	20	15	14	9	8	7	0
50h ₇	m ₃	z	~ ₂	~ ₆	Tb ₂	Rb ₆	Ra ₆	Rt ₆	v	02h ₈						

1 clock cycle / N clock cycles (N = vector length)

Operation:

$R_t = R_a \& R_b$

Exceptions: none

AES64DSM – Middle Round Decryption

Description:

Perform a middle round of decryption for the AES standard. Registers Rb, Ra represent the entire AES state.

Integer Instruction Format: R3

47	41	49 38	37	36 35	34	29	28 27	26	21	20	15	14	9	8	7	0
51h ₇	m ₃	z	~ ₂	~ ₆	Tb ₂	Rb ₆	Ra ₆	Rt ₆	v	02h ₈						

1 clock cycle / N clock cycles (N = vector length)

Operation:

$R_t = R_a \& R_b$

Exceptions: none

AES64ES – Final Round Encryption

Description:

Perform the final round of encryption for the AES standard. Registers Rb, Ra represent the entire AES state.

Integer Instruction Format: R3

47	41	49 38	37	36 35	34	29	28 27	26	21	20	15	14	9	8	7	0
52h ₇	m ₃	z	~ ₂	~ ₆	Tb ₂	Rb ₆	Ra ₆	Rt ₆	v	02h ₈						

1 clock cycle / N clock cycles (N = vector length)

Operation:

Rt = Ra & Rb

Exceptions: none

AES64ESM – Middle Round Encryption

Description:

Perform a middle round of encryption for the AES standard. Registers Rb, Ra represent the entire AES state.

Integer Instruction Format: R3

47	41	49 38	37	36 35	34	29	28 27	26	21	20	15	14	9	8	7	0
53h ₇	m ₃	z	~ ₂	~ ₆	Tb ₂	Rb ₆	Ra ₆	Rt ₆	v	02h ₈						

1 clock cycle / N clock cycles (N = vector length)

Operation:

Rt = Ra & Rb

Exceptions: none

SHA256SIG0

Description:

Implements the Sigma0 transformation function used in the SHA2-256 and SHA2-224 hash function. Only the low order 32 bits of Ra are operated on. The 32-bit result is sign extended to the machine width.

Instruction Format: R2

SHA256SIG0 Rt, Ra – Register direct

39	34	33	32	31	30	29	24	23	22	21	16	15	14	13	8	7	5	4	0
56 ₆	~	0	0	0	0 ₆	Va	Sa	Ra ₆	Vt	St	Rt ₆	6 ₃	2 ₅						

Clock Cycles: 1

Operation:

$$Rt = \text{sign extend}(\text{ror32}(Ra, 7) \wedge \text{ror32}(Ra, 18) \wedge (Ra_{32} \gg 3))$$

Execution Units: ALU #0

Exceptions: none

SHA256SIG1

Description:

Implements the Sigma1 transformation function used in the SHA2-256 and SHA2-224 hash function. Only the low order 32 bits of Ra are operated on. The 32-bit result is sign extended to the machine width.

Instruction Format: R2

SHA256SIG1 Rt, Ra – Register direct

39	34	33	32	31	30	29	24	23	22	21	16	15	14	13	8	7	5	4	0
57 ₆	~	0	0	0	0 ₆	Va	Sa	Ra ₆	Vt	St	Rt ₆	6 ₃	2 ₅						

Clock Cycles: 1

Operation:

$$Rt = \text{sign extend}(\text{ror32}(Ra, 17) \wedge \text{ror32}(Ra, 19) \wedge (Ra_{32} \gg 10))$$

Execution Units: ALU #0

Exceptions: none

SHA256SUM0

Description:

Implements the Sum0 transformation function used in the SHA2-256 and SHA2-224 hash function. Only the low order 32 bits of Ra are operated on. The 32-bit result is sign extended to the machine width.

Instruction Format: R2

SHA256SUM0 Rt, Ra – Register direct

39	34	33	32	31	30	29	24	23	22	21	16	15	14	13	8	7	5	4	0
58 ₆	~	0	0	0	0 ₆	Va	Sa	Ra ₆	Vt	St	Rt ₆	6 ₃	2 ₅						

Clock Cycles: 1

Operation:

$$Rt = \text{sign extend}(\text{ror32}(Ra, 2) \wedge \text{ror32}(Ra, 13) \wedge \text{ror32}(Ra, 22))$$

Execution Units: ALU #0

Exceptions: none

SHA256SUM1

Description:

Implements the Sum1 transformation function used in the SHA2-256 and SHA2-224 hash function. Only the low order 32 bits of Ra are operated on. The 32-bit result is sign extended to the machine width.

Instruction Format: R2

SHA256SUM1 Rt, Ra – Register direct

39	34	33	32	31	30	29	24	23	22	21	16	15	14	13	8	7	5	4	0
59 ₆	~	0	0	0	0 ₆	Va	Sa	Ra ₆	Vt	St	Rt ₆	6 ₃	2 ₅						

Operation:

$$Rt = \text{sign extend}(\text{ror32}(Ra, 6) \wedge \text{ror32}(Ra, 11) \wedge \text{ror32}(Ra, 25))$$

Execution Units: ALU #0

Exceptions: none

SHA512SIG0

Description:

Implements the Sigma0 transformation function used in the SHA2-512 hash function.

Instruction Format: R1

31	25	24	22	21	20	15	14	9	8	7	0
34h ₇	m ₃	z	Ra ₆	Rt ₆	v	01h ₈					

Clock Cycles: 1

Operation:

$$Rt = \text{ror64}(Ra, 1) \wedge \text{ror64}(Ra, 8) \wedge (Ra \gg 7)$$

Execution Units: ALU #0

Exceptions: none

SHA512SIG1

Description:

Implements the Sigma1 transformation function used in the SHA2-512 hash function.

Instruction Format: R1

31	25	24	22	21	20	15	14	9	8	7	0
35h ₇	m ₃	z	Ra ₆	Rt ₆	v	01h ₈					

Clock Cycles: 1

Operation:

$$Rt = \text{ror64}(Ra, 19) \wedge \text{ror64}(Ra, 61) \wedge (Ra \gg 6)$$

Execution Units: ALU #0

Exceptions: none

SHA512SUM0

Description:

Instruction Format: R1

31	25	24 22	21	20	15	14	9	8	7	0
36h ₇	m ₃	z	Ra ₆	Rt ₆	v	01h ₈				

SHA512SUM1

Description:

Instruction Format: R1

31	25	24 22	21	20	15	14	9	8	7	0
37h ₇	m ₃	z	Ra ₆	Rt ₆	v	01h ₈				

SM3P0

Description:

Instruction Format: R1

31	25	24 22	21	20	15	14	9	8	7	0
38h ₇	m ₃	z	Ra ₆	Rt ₆	v	01h ₈				

SM3P1

Description:

Instruction Format: R1

31	25	24 22	21	20	15	14	9	8	7	0
39h ₇	m ₃	z	Ra ₆	Rt ₆	v	01h ₈				

SM4ED

Description:

Instruction Format: R3

47	41	49 38	37	36 35	34	29	28 27	26	21	20	15	14	9	8	7	0
56h ₇	m ₃	z	Tc ₂	Rc ₆	Tb ₂		Rb ₆		Ra ₆		Rt ₆		v		02h ₈	

SM4KS

Description:

Instruction Format: R3

47	41	49 38	37	36 35	34	29	28 27	26	21	20	15	14	9	8	7	0
57h ₇	m ₃	z	Tc ₂	Rc ₆	Tb ₂	Rb ₆	Ra ₆	Rt ₆	v	02h ₈						

Modifiers

ATOM

Description:

Treat the following sequence of instructions as an “atom”. Rt specifies the register results are to be written to.

Disable interrupts for the following instructions.

MASK Modifier Scope	Mask Bit	
	0,1	Instruction zero
	2,3	Instruction one
	4,5	Instruction two
	6,7	Instruction three
	8,9	Instruction four
	10,11	Instruction five
	12,13	Instruction six
	14,15	Instruction seven

Mask Bit	Meaning
00	No action
01	Disable interrupts
10	Disable interrupts and lock bus
11	Reserved

Instruction Format:

39	34	3332	31	24	23	16	15	14	9	8	7	5	4	0
35 ₆	~ ₂	Imm _{15..8}	Imm _{7..0}	St	Rt ₆	V	Sz ₃	2 ₅						

Assembler Syntax:

Example:

```
ATOM "LLLLAA"
LOAD a0,[a3]
CMP t0,a0,a1
PEQ t0,"TTF"
STORE a2,[a3]
LDI a0,1
LDI a0,0
```

```
ATOM "LLLL"
LOAD a1,[a3]
ADD t0,a0,a1
```

MOV a0,a1 STORE t0,[a3]

CARRY

Description:

Apply the carry modifier to following instructions according to a bit mask. This modifier may be used to perform extended precision addition. It may also be used to retrieve the high order multiplier bits or the divide remainder. Note that carry input is not available for the first instruction under the modifier's shadow. Generating carry output for the eight instruction is discarded. Note that postfixes do not count as instructions.

Carry Modifier Scope	Mask Bit	
	0,1	Instruction zero
	2,3	Instruction one
	4,5	Instruction two
	6,7	Instruction three
	8,9	Instruction four
	10,11	Instruction five
	12,13	Instruction six
	14,15	Instruction seven

Mask Bit	Letter	Meaning
00	N	No carry in or out
01	I	Use carry in
10	O	Generate carry out
11	C	Use carry in and generate carry out

Instruction Format:

39	34	33	32	31	16	15	14	13	8	7	5	4	0
33 ₆	~	0	Imm _{15..0}	~	0	Rn ₆	~ ₃	2 ₅					

Assembler Syntax:

Specifying carry input / output capability for following instructions consists of a map using one of four characters: 'I' for input only, 'O' for output only, 'C' for both input and output and 'N' for neither input or output. A character is present in a string for each following instruction in sequence.

Example:

CARRY "OCCCCINN" ; first generate carry out, second to fifth use carry in and out, sixth use carry in, seven and eight ignore carry.

ADD r6,r3,r7 ; 'O' gen carry
 ADD r6,r6,#1234 ; 'C' carry in and carry out
 ADD r6,r2,r1 ; 'C' carry in and carry out
 ADD r6,r6,#456 ; 'C' carry in and carry out
 ADD r7,r6,#456 ; 'C' carry in and carry out
 ADD r8,r7,#987 ; 'I' carry in
 MUL r8,r9,r10 ; 'N' no carry in or out

VMASK

Description:

Apply the vector masking to following instructions according to a bit mask. Note that postfixes do not count as instructions.

MASK Modifier Scope	Mask Bit	
	0 to 2	Instruction zero
	3 to 5	Instruction one
	6 to 8	Instruction two
	9 to 11	Instruction three
	12 to 14	Instruction four
	15 to 17	Instruction five
	18 to 20	Instruction six
	21 to 23	Instruction seven

Instruction Format:

39	34	33	32	31		8	7	5	4	0
34 ₆	~	1	Imm _{23..0}				~ ₃		2 ₅	

Assembler Syntax:

Specifying the mask register for following instructions consists of a map using single digit numeric characters between '0' and '7'. A character is present in a string for each following instruction in sequence.

Example:

```
VMASK "12345000"
ADD v6,v3,v7      ; vector mask reg #1
ADD v6,v6,#1234    ; vector mask reg #2
ADD v6,v2,v1       ; vector mask reg #3
ADD v6,v6,#456     ; vector mask reg #4
ADD v7,v6,#456     ; vector mask reg #5
ADD v8,v7,#987     ; vector mask reg #0
MUL v8,v9,v10      ; vector mask reg #0
```

PRED

Description:

Apply the predicate to following instructions according to a bit mask. The predicate may be applied to a maximum of eight instructions. Note that postfixes do not count as instructions.

Pred Modifier Scope	Mask Bit	
	0,1	Instruction zero
	2,3	Instruction one
	4,5	Instruction two
	6,7	Instruction three
	8,9	Instruction four
	10,11	Instruction five
	12,13	Instruction six
	14,15	Instruction seven

Mask Bit	Meaning
00	Always execute (ignore predicate)
01	Execute only if predicate is true
10	Execute only if predicate is false
11	Always execute (ignore predicate)

Instruction Format:

39	34	33	32	31	16	15	10	9	5	4	0
32 ₆	~	1	Imm _{15..0}			Rn ₆			Cond ₅	2 ₅	

Assembler Syntax:

The predicate condition is part of the mnemonic. 'PEQ' predicates logic if the equals flag in the register containing flags is set. Other conditions work in a similar fashion. After the instruction mnemonic the register containing the predicate flags is specified. Next a character string containing 'T' for True, 'F' for false, or 'I' for ignore for the next eight instructions is present.

Example:

```
PEQ r2,"TTTTFFII" ; next three execute if true, three after execute if false, two after always execute
MUL r3,r4,r5      ; executes if True
ADD r6,r3,r7      ; executes if True
ADD r6,r6,#1234   ; executes if True
DIV r3,r4,r5      ; executes if FALSE
ADD r6,r2,r1      ; executes if FALSE
ADD r6,r6,#456    ; executes if FALSE
MUL r8,r9,r10     ; always executes
```

ROUND

Description:

Set the rounding mode for following instructions according to a bit mask. Note that postfixes do not count as instructions.

ROUND Modifier Scope	Mask Bit	
	0 to 2	Instruction zero
	3 to 5	Instruction one
	6 to 8	Instruction two
	9 to 11	Instruction three
	12 to 14	Instruction four
	15 to 17	Instruction five
	18 to 20	Instruction six
	21 to 23	Instruction seven

Instruction Format:

39	34	33	32	31		8	7	5	4	0
36 ₆	~	1	Imm _{23..0}			~ ₃	2 ₅			

Assembler Syntax:

Example:

