# **Table of Contents**

Programming Model	8
Condition Code Register	8
Configurations	8
Instruction Prefixes	8
FAR	8
OUTER	9
Additional Instructions	10
JMP FAR	10
JSR FAR	10
RTF	10
Differences from the 6809	10
Control Registers	11
Debug Address Registers	11
Debug Control Registers	11
Checkpoint Register	12
Hardware:	12
Push / Pull Post-byte	12
6309 Instructions Not supported	12
Size	13
Interrupts	14
Vectors	14
Memory Management Unit - MMU	16
Overview	16
Map Tables	16
Operate Key	16
Access Key	16
Mapping Table Layout	17
Updating the Mapping Table	17
Latency	17
Instruction Set Description for 12-bit Bytes	19
The Index Post-byte	19

ABX – Add B Accumulator to X	20
ADCA – Add with Carry to Accumulator A	21
ADCB – Add with Carry to Accumulator B	22
ADCD – Add with Carry to Accumulator D	23
ADCR – Add with Carry Register to Register	24
ADDA – Add to Accumulator A	26
ADDB – Add to Accumulator B	27
ADDD – Add to Accumulator D	28
ADDE – Add to Accumulator E	29
ADDF – Add to Accumulator F	30
ADDR – Add Register to Register	31
ADDW - Add to Accumulator W	32
AIM – Bitwise 'And' Immediate to Memory	33
ANDA – Bitwise 'And' to Accumulator A	35
ANDB – Bitwise 'And' to Accumulator B	36
ANDCC - Bitwise 'And' to Condition Code Reg	37
ANDD – Bitwise 'And' to Accumulator D	38
ANDR – Bitwise 'And' Register to Register	39
ASL – Arithmetic Shift Left Memory	40
ASLA – Arithmetic Shift Left Accumulator A	41
ASLB – Arithmetic Shift Left Accumulator B	42
ASLD – Arithmetic Shift Left Accumulator D	43
ASR – Arithmetic Shift Right Memory	44
ASRA – Arithmetic Shift Right Accumulator A	45
ASRB – Arithmetic Shift Right Accumulator B	46
ASRD – Arithmetic Shift Right Accumulator D	47
BCC – Branch if Carry Clear	47
BCS – Branch if Carry Set	48
BEQ – Branch if Equal	48
BGE – Branch if Greater or Equal	49
BGT – Branch if Greater Than	49
BHI – Branch if Higher	50
BHS – Branch if Higher or Same	50

BITA – Bitwise 'And' to Accumulator A	51
BITB - Bitwise 'And' to Accumulator B	52
BITD - Bitwise 'And' to Accumulator D	53
BITMD – Bitwise 'And' to Mode Reg	54
BLE – Branch if Less or Equal	55
BLO – Branch if Lower	56
BLS – Branch if Lower or the Same	56
BLT – Branch if Less Than.	57
BMI – Branch if Minus	58
BNE – Branch if Not Equal	59
BPL – Branch if Plus	59
BRA – Branch Always	60
BRN – Branch Never	60
BSR – Branch To Subroutine	61
BVC – Branch if Overflow Clear	61
BVS – Branch if Overflow Set	62
CLR – Clear Memory	63
CLRA – Clear Accumulator A	64
CLRB – Clear Accumulator B	65
CLRD - Clear Accumulator D.	66
CLRE – Clear Accumulator E	67
CLRF – Clear Accumulator F	68
CLRW - Clear Accumulator W	69
CMPA – Compare to Accumulator A	70
CMPB – Compare to Accumulator B	71
CMPD – Compare to Accumulator D	72
CMPE – Compare to Accumulator E	73
CMPF – Compare to Accumulator F	74
CMPR – Compare Register to Register	75
CMPS – Compare to Stack Pointer	76
CMPU - Compare to User Stack Pointer	77
CMPW – Compare to Accumulator W	78
CMPX – Compare to X Index Register	79

CMPY – Compare to Y Index Register	80
COM – Complement Memory	81
COMA – Complement Accumulator A	82
COMB – Complement Accumulator B	82
COMD – Complement Accumulator D	83
COME – Complement Accumulator E	83
COMF – Complement Accumulator F	84
COMW - Complement Accumulator W	84
CWAI – Wait For Interrupt.	85
DAA – Decimal Adjust after Addition	85
DEC – Decrement Memory	86
DECA – Decrement Accumulator A	87
DECB – Decrement Accumulator B	88
DECD – Decrement Accumulator D	88
DECE – Decrement Accumulator E	89
DECF – Decrement Accumulator F	90
DECW – Decrement Accumulator W	90
DIVD - Divide Accumulator D by Memory	91
DIVQ - Divide Accumulator D by Memory	92
EIM – Bitwise Exclusive 'Or' Immediate to Memory	93
EORA – Bitwise Exclusive 'Or' to Accumulator A	94
EORB – Bitwise Exclusive 'Or' to Accumulator B	95
EORD – Bitwise Exclusive 'Or' to Accumulator D	96
EORR – Bitwise Exclusive 'or' Register to Register	97
EXG – Exchange Registers	98
INC – Increment Memory	99
INCA – Increment Accumulator A	100
INCB – Increment Accumulator B	101
INCD – Increment Accumulator D	101
INCE – Increment Accumulator E	102
INCF – Increment Accumulator F	103
INCW – Increment Accumulator W	103
JMP – Unconditional Jump	104

JSR –Jump to Subroutine	104
LBCC – Long Branch if Carry Clear	105
LBCS – Long Branch if Carry Set	106
LBEQ – Long Branch if Equal	106
LBGE – Long Branch if Greater or Equal	107
LBGT – Long Branch if Greater Than	107
LBHI – Branch if Higher	108
LBHS – Long Branch if Higher or Same	108
LBLE – Branch if Less or Equal	109
LBLO – Long Branch if Lower	110
LBLS – Long Branch if Lower or the Same	110
LBLT – Long Branch if Less Than	111
LBMI – Long Branch if Minus	112
LBNE – Long Branch if Not Equal	113
LBPL – Long Branch if Plus	113
LBRA – Long Branch Always	114
LBRN – Long Branch Never	114
LBSR – Long Branch To Subroutine	115
LBVC – Long Branch if Overflow Clear	115
LBVS – Long Branch if Overflow Set	116
LDA – Load Accumulator A	117
LDB – Load Accumulator B	118
LDD – Load Accumulator D	119
LDE – Load Accumulator E	120
LDF – Load Accumulator F	121
LDMD – Load Mode Reg	121
LDS - Load Stack Pointer	122
LDU – Load User Stack Pointer	123
LDW – Load Accumulator W	124
LDX – Load X Index Register	125
LDY – Load Y Index Register	126
LEAS – Load Effective Address Into S	127
LEAU – Load Effective Address Into U	128

LEAX – Load Effective Address Into X	128
LEAY - Load Effective Address Into Y	128
LSL – Logical Shift Left Memory	129
LSLA – Logical Shift Left Accumulator A	130
LSLB – Logical Shift Left Accumulator B	131
LSLD – Logical Shift Left Accumulator D	132
LSR – Logical Shift Right Memory	133
LSRA – Logical Shift Right Accumulator A	134
LSRB – Logical Shift Right Accumulator B	135
LSRD – Logical Shift Right Accumulator D	136
MUL – Multiply	137
MULD – Multiply Accumulator D by Memory	138
NEG – Negate Memory	139
NEGA – Negate Accumulator A	140
NEGB – Negate Accumulator B	141
NEGD – Negate Accumulator D	142
NOP – No Operation	142
OIM – Bitwise 'Or' Immediate to Memory	143
ORA – Bitwise 'Or' to Accumulator A	144
ORB – Bitwise 'Or' to Accumulator B	145
ORCC – Bitwise 'Or' to Condition Code Reg	146
ORD - Bitwise 'Or' to Accumulator D	147
PSHS – Push onto Stack	148
PSHU – Push onto User Stack	149
PULS – Pull from Stack	150
PULU – Pull from User Stack	151
ROL – Rotate Left Memory	152
ROLA – Rotate Left Accumulator A	153
ROLB – Rotate Left Accumulator B	154
ROLD – Rotate Left Accumulator D	155
ROR – Rotate Right Memory	156
RORA – Rotate Right Accumulator A	157
RORB – Rotate Right Accumulator B	158

RORD – Rotate Right Accumulator D	159
RTF – Return From Far Subroutine	159
RTI – Return From Interrupt	161
RTS – Return From Subroutine	162
SBCA – Subtract with Carry from Accumulator A	164
SBCB – Subtract with Carry from Accumulator B	165
SBCD - Subtract with Carry from Accumulator D	166
SEX – Sign Extend	167
STA – Store Accumulator A	168
STB – Store Accumulator B	169
STD – Store Accumulator D.	169
STS – Store Stack Pointer	170
STU – Store User Stack Pointer	170
STX – Store X Register	171
STY – Store Y Register	171
SUBA – Subtract from Accumulator A	172
SUBB – Subtract from Accumulator B	173
SUBD – Subtract from Accumulator D	174
SWI – Software Interrupt	175
SWI2 – Software Interrupt	176
SWI3 – Software Interrupt	177
SYNC – Halt and Wait for Interrupt	178
TIM – Bitwise Test Immediate to Memory	178
TFR – Transfer Registers	179
TST – Test Memory	180
TSTA – Test Accumulator A	181
TSTB – Test Accumulator B	181
TSTD – Test Accumulator D	182
TSTE – Test Accumulator E	183
TSTF – Test Accumulator F	183
TSTW – Test Accumulator W	184

### **Programming Model**

35		24	23			0
				X - Ind	ex Register	
				Y-Ind	ex Register	
			U – User stack pointer			
	0000		S – Hardware stack pointer			
	PC					
	A B					
		D	PR		0	
					CCR	

A,B registers concatenate to form D register

### **Condition Code Register**

	M	D	Е	F	Η	I	N	$\mathbf{Z}$	V	C

C: carry bit for extended precision arithmetic

V: overflow

Z: result zero

N: result negative

I: IRQ interrupt mask

H: half carry

F: FIRQ interrupt mask

E: entire state saved indicator

D: decimal arithmetic mode

M: IRQ mask bit

The decimal flag is automatically cleared at entry of an interrupt subroutine.

### **Configurations**

The rf6809 core may be configured to use 12-bit bytes which increases the address range to 36-bits. The rf6809 core may also be configured to support many instructions compatible with the 6309 processor.

#### **Instruction Prefixes**

rf6809 makes use of instruction prefixes to extend the addressing modes available. There are two prefixes FAR, and OUTER, which indicate to use a far address or outer indexing.

## FAR

FAR when applied to extended addressing indicates to use a full 24-bit/triple byte address rather than a 16 bit one.

When the FAR prefix is applied to indirect addressing the prefix indicates that the indirect address is 24-bit. This allows the use of a 24-bit indirect address to reach anywhere in memory.

Opcode: 0x15

# **OUTER**

The OUTER prefix indicates that the index register is applied after retrieving an indirect address. Normally the index register is used in the calculation of the indirect address.

When configured for 12-bit bytes the OUTER prefix is not used as there are sufficient bits in the index post-byte to encode outer indexing mode.

Opcode: 0x1B

#### **Additional Instructions**

JMP FAR – performs a jump using a 24-bit extended address.

Opcode: 0x8F

**JSR FAR** – performs a jump to subroutine using a 24-bit extended address. The full 24-bit program counter is stored on the stack.

Opcode: 0xCF

RTF – performs a far return from subroutine by loading a full 24-bit program counter from the stack.

Opcode: 0x38

Indirect addresses must reside within the first 64k bank of memory.

ADDx, ADCx, SUBx, SBCx, NEGx, and MUL all support BCD arithmetic if the decimal mode bit is set in the condition code register.

#### Differences from the 6809

The program counter is a full 24-bit register. The JMP and JSR instructions modify only the low order 16 bits of the program counter. To modify the full 24-bits use the JMP FAR and JSR FAR instructions. A return from a far subroutine may be done using the RTF instruction.

During interrupt processing the entire 24-bit program counter is stacked. The RTI instruction also loads the entire 24-bit program counter.

If 6309 instructions are enabled then the E, F registers are pushed onto the stack for interrupts except for the FIRQ. The RTI instruction will also reload the E, F registers.

For the 12-bit version, the direct page register is two bytes wide to allow the direct page to be placed at any page of memory.

# **Control Registers**

There are several control registers mapped into the address space.

Address	Access	Register Usage	
FFF00-03	RW	Debug address register #0	
FFF04-07	RW	Debug address register #1	
FFF08-0B	RW	Debug address register #2	
FFF0C-0F	RW	Debug address register #3	
FFF10	RW	Debug control register #0 (for address register #0)	
FFF11	RW	Debug control register #1 (for address register #1)	
FFF12	RW	Debug control register #2 (for address register #2)	
FFF13	RW	Debug control register #3 (for address register #3)	
FFF14	RO	Core ID – used to identify core in multi-core application. Reflects the	
		value of the coreid_i input.	
FFF15	WO	Checkpoint register. If checkpointing is enabled this register must be	
		written within one second, or an NMI will occur.	
FFF16	RW	MMU access key	
FFF17	RW	MMU operate key	
FFF18-19	RO	high order bits of millisecond count	
FF.F1A-1B	RO	low order bits of millisecond count	

The millisecond count register contains a count of the number of milliseconds since the last reset.

## **Debug Address Registers**

This set of register is used to generate debug breakpoint interrupts when an address matches the value in the address register. Address matching must be enabled in the corresponding control register.

## **Debug Control Registers**

These registers all function identically so only one is described.

Bits		
0 to 3	Address match mask	bits that are clear in the mask will be treated as an automatic match in the address compare. Only the low order four address bits have this capability. All other address bits must match for an interrupt to be generated. Setting these bits to all ones means all the address bits must match during a compare operation.
4, 5	Address match type	Sets the type of memory access that must match for an interrupt to be generated. One of BMT_DS (data store), BMT_LS (data load or data store), or BMT_IA (instruction address)
6	Trace enable	When this bit is set the address match does not generate an interrupt. Instead instruction tracing is triggered and the trace fifo will fill with addresses of executing instructions.
7	enable	When this bit is set an interrupt will be generated if the address matches the one in the corresponding breakpoint address register and the access type is of the correct type,

8 to 10	reserved	These bits are currently not used.
11		This status bit is set by hardware to indicate a match occurred
		for the corresponding breakpoint address register. This bit
		must be cleared by software.

# **Checkpoint Register**

The core may be configured to include a checkpoint register and timer. When checkpointing is present an NMI will be generated is the checkpoint register is not written to within one second.

## Hardware:

This is a softcore implementation of a 6809 compatible processor. As such no attempt was made to duplicate the 6809's bus cycle activity. Instructions may not execute in the same number of clock cycles as the 6809. Instructions in some circumstances execute in fewer clock cycles.

### Push / Pull Post-byte

When 6309 instructions are enabled, and the core is configured for 12-bit bytes the push and pull instructions may include pushing and pulling of accumulators E and F. The push / pull order is outline below.

CCR	0	Lower memory address
A	1	
В	2	
Е	3	
F	4	
DP	5	
X	7	
Y	9	
U or S	11	
PC	13	higher memory address

Push / pull post-byte (12-bit bytes)

11	10	9	8	7	6	5	4	3	2	1	0
~	~	F	Е	PC	U or	Y	X	DP	В	A	CCR
					S						

### **6309 Instructions Not supported**

PSHSW, PULSW, PSHUW, PULUW

**TFM** 

Memory bit manipulation instructions.

The Q register load and store instructions.

## Size

12-bit bytes, 6309 support: 8000 LUTs 5 block rams, 1 DSP

12-bit bytes, no 6309 support 6500 LUTs, 5 block rams, 1 DSP.

#### Core Features:

Hardware breakpoints can trap on a match of a load, store, or instruction address. They feature a zone within which a match may occur, some of the least significant bits may be masked off during the compare and made don't cares. It is now possible to set breakpoints in ROM routines. Setting a breakpoint does not modify the code or data at the breakpoint address.

### **Interrupts**

There are eight additional interrupt vectors, seven are used for priority interrupt levels, the eighth is the debug routine vector. The debug vector is used during hardware breakpoint.

### **Prioritized Level Interrupts**

If native mode is selected in the mode register and IPL mode is also selected then the interrupt inputs are treated as a three-bit priority encoded input. The combination of the interrupt inputs must exceed the current mask level for an interrupt to be recognized. The current mask level is defined as the three-bit value contained in the im1, firq mask and irq mask bits of the CCR. In IPL mode the IPL vectors will be used for the corresponding interrupt level. If IPL mode is not selected then interrupts operate originally designed.

### **MMU Exceptions**

There are three supported exceptions that can occur during a memory access when the MMU is present. These exceptions are execute violation, read violation, and write violation. Each of these exceptions has its own vector.

Execute violation occurs when the memory page is not marked as executable and an attempt to fetch code is mode. Read violation occurs if the page is not marked as readable and a load operation is attempted. Write violation occurs if the page is not marked writeable and a store operation is attempted.

#### Vectors

To support 36-bit addressing vectors are three bytes in size. However, the vector table spaces the vectors four bytes apart. A vector can be specified with the 'fcdw' op. The extra byte is reserved for future use.

Vector	Use
\$FFFFFFFC	Reset
\$FFFFFFF8	NMI / IPL7
\$FFFFFFF4	SWI
\$FFFFFFF0	IRQ / IPL1
\$FFFFFFEC	FIRQ / IPL2
\$FFFFFFE8	SWI2
\$FFFFFFE4	SWI3
\$FFFFFFE0	IOP
\$FFFFFFDC	EXV
\$FFFFFFD8	IPL6
\$FFFFFFD4	IPL5
\$FFFFFFD0	IPL4
\$FFFFFFCC	IPL3
\$FFFFFFC8	WRV
\$FFFFFFC4	RDV
\$FFFFFFC0	DBG


## Cache

The core has a 4kB direct mapped instruction cache to improve system performance. The line size is 16B or 192 bits. The cache may not be disabled. There are 256 lines in the cache. Cache line invalidation must be handled via software.

### Memory Management Unit - MMU

#### **Overview**

The MMU sits outside of the core proper between the CPU's address bus and the system address bus.



Memory management by the MMU includes virtual to physical address mapping and read/write/execute permissions. The MMU divides memory into 2048, 8kiB pages.

Processor address bits 13 to 23 are used as an eleven-bit index into a mapping table to find the physical page. The MMU remaps the eleven address bits into a nineteen-bit value used as address bits 13 to 31 when accessing a physical address. The lower thirteen bits of the address pass through the MMU unchanged. The maximum amount of memory that may be mapped in the dMMU is 16MiB per map out of a pool of 4GB.

### **Map Tables**

The mapping tables for memory management are stored directly in the MMU rather than being stored in main memory as is commonly done. The MMU supports up to 32 independent mapping tables. Only a single mapping table may be active at one time. The active mapping table is set in the operate key. Mapping tables may be shared between tasks. The mapping table requires a 4kB block of addresses.

### **Operate Key**

The operate key controls which mapping table is actively mapping the memory space. The operate key is the paging control register \$FF...F13. The operate key is like an ASID (address space identifier).

### **Access Key**

The MMU mapping tables are present at I/O address \$FFFE38000 to \$FFFE38FFF for the test system. All the mapping tables share the same I/O space. Only one mapping table is visible in the address space at one time. Which table is visible is controlled by an access key. The access key is in the paging control register \$FF...F12.

### **Mapping Table Layout**

Two bytes are required for each mapping table entry.

	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
000	PA24	PA23	PA22	PA21	PA20	PA19	PA18	PA17	PA16	PA15	PA14	PA13
001	C	R	W	X	?	PA31	PA30	PA29	PA28	PA27	PA26	PA25
002	PA24	PA23	PA22	PA21	PA20	PA19	PA18	PA17	PA16	PA15	PA14	PA13
003	C	R	W	X	?	PA31	PA30	PA29	PA28	PA27	PA26	PA25
FFE	PA24	PA23	PA22	PA21	PA20	PA19	PA18	PA17	PA16	PA15	PA14	PA13
FFF	C	R	W	X	~	PA31	PA30	PA29	PA28	PA27	PA26	PA25

PAnn = physical address bit

X = executable page indicator (automatically cacheable)

W = writeable data page indicator.

R = readable data page indicator.

C = cacheable page indicator

### **Updating the Mapping Table**

The mapping table should be updated only with interrupts disabled.

### Latency

The address map operation has two cycles of latency. In the case of instructions address translation only takes place on a cache miss when the cache needs to be loaded from main memory.

### The Small MMU

The small MMU is intended for small systems which have limited RAM resources. It is useful when physical memory is 1MB or less. It operates in the same manner as the larger MMU. Memory is divided into smaller 2kB pages. There are 256 mapping entries available, so memory is limited to 512kB per map. The small MMU supports 16 different memory maps. Only two block RAMs are required for the memory map.

### **Mapping Table Layout**

One byte is required for each mapping table entry.

	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
00	R	W	X	PA19	PA18	PA17	PA16	PA15	PA14	PA13	PA12	PA11
01	R	W	X	PA19	PA18	PA17	PA16	PA15	PA14	PA13	PA12	PA11
FE	R	W	X	PA19	PA18	PA17	PA16	PA15	PA14	PA13	PA12	PA11
FF	R	W	X	PA19	PA18	PA17	PA16	PA15	PA14	PA13	PA12	PA11

PAnn = physical address bit

X = executable page indicator (automatically cacheable)

W = writeable data page indicator.

R = readable data page indicator.

## Instruction Set Description for 12-bit Bytes

### The Index Post-byte

The indexed addressing mode specification field is twelve bits in size.

Bits rr specifies one of the index registers, XR, YR, SP, or UP

Bits dddddddd specifies a nine-bit displacement.

The 'i' bit indicates one level of indirection is added for the data fetch.

The 'o' bit indicates that indexing is applied after indirection.


Ndx Pattern					
Orrddddddddd	EA = ,R + 9 bit offset				
1rri00000000	EA = ,R+				
1rri00000001	EA = ,R++				
1rri00000010	EA = ,-R				
1rri00000011	EA = ,R				
1rrio0000100	EA = ,R + 0 offset				
1rrio0000101	EA = ,R + ACCB offse	t			
1rrio0000110	EA = ,R + ACCA offse	et			
1rrio0001000	EA = ,R + 12 bit offset				
1rrio0001001	EA = ,R + 24 bit offset				
1rrio0001010	EA = ,R + 36 bit offse	et			
1rrio0001011	EA = ,R + D offset				
1rrio0001100	EA = ,PC + 12 bit offs	set			
1rrio0001101	EA = ,PC + 24 bit offs	set			
1rrio0001110	EA = ,PC + 36 bit offs	set			
1rrio0001111	EA = [,Address]				
1rrio0010101	EA = ,R + ACCF offset				
1rrio0010110	EA = ,R + ACCE offset				
1rrio0011011	EA = ,R + W offset				

# ABX – Add B Accumulator to X

## Description

The B accumulator is added to the X register.

**Instruction Format: INH** 



Flags Affected: (none)

M	D	Ε	F	Η	I	N	$\mathbf{Z}$	V	C

# ADCA - Add with Carry to Accumulator A

### **Description**

The source operand is added to accumulator A including a carry. If the decimal mode flag bit is set in the condition code register then the operands are treated as BCD numbers and the result is a BCD result. Otherwise, the operands are treated as signed twos complement numbers.

**Instruction Format: IMM** 

23 12 11 0 Immed12 089h

**Instruction Format: DP** 

23 12 11 0 Offset12 099h

**Instruction Format: NDX** 

23 12 11 0
As needed Ndx12 0A9h

**Instruction Format: EXT** 

35 24 23 12 11 0 Address Lo Address Hi 0B9h

Flags Affected:

**H** set if there is a carry out of bit 4, otherwise cleared

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

M	D	Ε	F	Η	I	N	Z	V	C
				<b>1</b>		<b>1</b>	1	1	1

# ADCB - Add with Carry to Accumulator B

### **Description**

If the decimal mode flag bit is set in the condition code register then the operands are treated as BCD numbers and the result is a BCD result. Otherwise, the operands are treated as signed twos complement numbers.

**Instruction Format: IMM** 

23 12 11 0 Immed12 0C9h

**Instruction Format: DP** 

23 12 11 0 Offset12 0D9h

**Instruction Format: NDX** 

23 12 11 0
As needed Ndx12 0E9h

**Instruction Format: EXT** 

35 24 23 12 11 0 Address Lo Address Hi 0F9h

Flags Affected:

**H** set if there is a carry out of bit 4, otherwise cleared

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

Е	F	Η	I	N	Z	V	C
		1		1	<b>1</b>	1	1

# ADCD - Add with Carry to Accumulator D

### **Description**

The source operand is added to accumulator D including a carry. If the decimal mode flag bit is set in the condition code register then the operands are treated as BCD numbers and the result is a BCD result. Otherwise, the operands are treated as signed twos complement numbers.

\*This instruction is available only if 6309 instruction supported is configured.

**Instruction Format: IMM** 

35 24 23 12 11 0 Immed Lo Immed Hi 189h

**Instruction Format: DP** 

23 12 11 0 Offset12 199h

**Instruction Format: NDX** 

23 12 11 0
As needed Ndx12 1A9h

**Instruction Format: EXT** 

35 24 23 12 11 0 Address Lo Address Hi 1B9h

#### Flags Affected:

N set equal to bit 23 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

E	F	Н	I	N	Z	V	C
				<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>

# **ADCR – Add with Carry Register to Register**

### **Description**

Add register to register with carry.

• This instruction is available only if 6309 instruction support is configured.

#### **Instruction Format: INH**

23 20	19 16	15 12	11	0
~	r0	r1	131h	

r0/r1		r0/r1	
0	D	8	A
1	X	9	В
2	Y	10	CC
3	U	11	DP
4	S	12	0
5	PC	13	0
6	W	14	Е
7	resv	15	F

### Flags Affected:

N set equal to the most significant bit of the result

Z set if result value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

C set if there is a carry out of bit from the most significant bit, otherwise cleared

Е	F	Η	I	N	Z	V	C
				1	<b>1</b>	<b>1</b>	1

## ADDA - Add to Accumulator A

### **Description**

The source operand is added to accumulator A. The carry is not included in the addition but is generated as a result flag. If the decimal mode flag bit is set in the condition code register then the operands are treated as BCD numbers and the result is a BCD result. Otherwise, the operands are treated as signed twos complement numbers.

**Instruction Format: IMM** 

23 12 11 0 Immed12 08Bh

**Instruction Format: DP** 

23 12 11 0 Offset12 09Bh

**Instruction Format: NDX** 

23 12 11 0
As needed Ndx12 0ABh

**Instruction Format: EXT** 

35 24 23 12 11 0 Address Lo Address Hi 0BBh

#### Flags Affected:

**H** set if there is a carry out of bit 4, otherwise cleared

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

E	F	Н	I	N	Z	V	C
		<b>1</b>		<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>

## ADDB - Add to Accumulator B

### **Description**

The source operand is added to accumulator B. The carry is not included in the addition but is generated as a result flag. If the decimal mode flag bit is set in the condition code register then the operands are treated as BCD numbers and the result is a BCD result. Otherwise, the operands are treated as signed twos complement numbers.

**Instruction Format: IMM** 

23 12 11 0 Immed12 0CBh

**Instruction Format: DP** 

23 12 11 0 Offset12 0DBh

**Instruction Format: NDX** 

23 12 11 0
As needed Ndx12 0EBh

**Instruction Format: EXT** 

35 24 23 12 11 0 Address Lo Address Hi 0FBh

#### Flags Affected:

H set if there is a carry out of bit 4, otherwise cleared

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

E	F	Н	I	N	Z	V	C
		<b>1</b>		<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>

# ADDD - Add to Accumulator D

### **Description**

The source operand is added to accumulator D. The carry is not included in the addition but is generated as a result flag. If the decimal mode flag bit is set in the condition code register then the operands are treated as BCD numbers and the result is a BCD result. Otherwise, the operands are treated as signed twos complement numbers.

**Instruction Format: IMM** 

35	24	23	12	11	0
Imme	d Lo	Imm	Immed Hi		C3h

**Instruction Format: DP** 

23	12	11	0
Offse	Offset12		3h

**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx	x12	0E	E3h

**Instruction Format: EXT** 

35	24	23	12	11	0
Addres	s Lo	Addı	ress Hi	OF	F3h

#### Flags Affected:

N set equal to bit 23 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

E	F	Η	I	N	Z	V	C
				<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>

# ADDE - Add to Accumulator E

### **Description**

The source operand is added to accumulator E. The carry is not included in the addition but is generated as a result flag.

• This instruction is available only if 6309 instruction support is configured.

**Instruction Format: IMM** 

23	12	11	0
Immed	112	28	Bh

**Instruction Format: DP** 

_ 23	12	11	0
Offset	12	29	Bh

**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx1	12	2A	Bh

**Instruction Format: EXT** 

35	24	23	12	11	0
Addres	ss Lo	Add	ress Hi	2B	Bh

Flags Affected:

**H** set if there is a carry out of bit 4, otherwise cleared

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

E	F	Η	I	N	Z	V	C
		<b>\$</b>		<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>

## ADDF - Add to Accumulator F

### **Description**

The source operand is added to accumulator F. The carry is not included in the addition but is generated as a result flag.

• This instruction is available only if 6309 instruction support is configured.

**Instruction Format: IMM** 

23 12 11 0 Immed12 2CBh

**Instruction Format: DP** 

23 12 11 0 Offset12 2DBh

**Instruction Format: NDX** 

23 12 11 0
As needed Ndx12 2EBh

**Instruction Format: EXT** 

35 24 23 12 11 0 Address Lo Address Hi 2FBh

Flags Affected:

**H** set if there is a carry out of bit 4, otherwise cleared

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

Е	F	Η	I	N	Z	V	C
		<b>‡</b>		<b>1</b>	<b>1</b>	1	1

# ADDR – Add Register to Register

### **Description**

Add register to register.

• This instruction is available only if 6309 instruction support is configured.

#### **Instruction Format: INH**

23 20	19 16	15 12	11	0
~	r0	r1	131h	

r0/r1		r0/r1	
0	D	8	A
1	X	9	В
2	Y	10	CC
3	U	11	DP
4	S	12	0
5	PC	13	0
6	W	14	Е
7	resv	15	F

### Flags Affected:

N set equal to the most significant bit of the result

Z set if result value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

C set if there is a carry out of bit from the most significant bit, otherwise cleared

Е	F	Η	I	N	Z	V	C
				1	<b>1</b>	<b>1</b>	1

# ADDW - Add to Accumulator W

### **Description**

The source operand is added to accumulator W. The carry is not included in the addition but is generated as a result flag.

• This instruction is available only if 6309 instruction support is configured.

**Instruction Format: IMM** 

35	24	23	12	11	0
Imme	d Lo	Imn	ned Hi	18	Bh

**Instruction Format: DP** 

23	12	11	0
Offset	t12	19	Bh

**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx12	)	1A	Bh

**Instruction Format: EXT** 

35	24	23	12	11	0
Address	Lo	Add	ress Hi	1B	Bh

Flags Affected:

N set equal to bit 23 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

Е	F	Η	I	N	Z	V	C
				<b>1</b>	<b>1</b>	<b>1</b>	1

# AIM – Bitwise 'And' Immediate to Memory

### **Description**

This instruction performs a bitwise 'and' operation between a value from memory and an immediate constant. Memory is updated with the and condition code flags are updated with the result status.

• This instruction is available only if 6309 instruction support is configured.

**Instruction Format: DP** 

35	24	23	12	11	0
Offse	t12	Imn	ned12	00	)2h

**Instruction Format: NDX** 

	35 24	23 12	11 0
As needed	Ndx12	Immed12	062h

**Instruction Format: EXT** 

47	36	35	24	23	12	11	0
Address Lo		Address Hi		Imn	ned12	0′	72h

### Flags Affected:

**N** set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared


V always cleared

M	D	E	F	Η	I	N	Z	V	C
						<b>1</b>	<b>1</b>	0	

# ANDA - Bitwise 'And' to Accumulator A

### **Description**

**Instruction Format: IMM** 



**Instruction Format: DP** 

23	12	11	0
Offse	t12	09	94h

**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx	12	0A	4h

**Instruction Format: EXT** 

35	24	23	12	11	0
Addres	s Lo	Addı	ress Hi	OF	34h

### Flags Affected:

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V always cleared

E	F	Η	I	N	Z	V	C
				<b>1</b>	<b>1</b>	0	

# ANDB - Bitwise 'And' to Accumulator B

### **Description**

**Instruction Format: IMM** 

23	12	11	0
Immed	d12	00	'4h

**Instruction Format: DP** 

23	12	11	0
Offse	t12	0D	4h

**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx	12	0E	4h

**Instruction Format: EXT** 

35	24	23	12	11	0
Address	Lo	Add	ress Hi	OF	F4h

### Flags Affected:

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V always cleared

E	F	Η	I	N	Z	V	C
				<b>1</b>	<b>1</b>	0	

# ANDCC - Bitwise 'And' to Condition Code Reg

### **Description**

This instruction can be used to clear bits in the condition code register. A common use is to clear the interrupt mask bits.

#### **Instruction Format: INH**

23	12	11	0
Immed	12	010	Ch

#### Flags Affected:

Flags for which the immediate constant has a zero bit will be cleared, other flags will not be affected.

M	D	Е	F	Η	I	N	Z	V	C

### ANDD - Bitwise 'And' to Accumulator D

### **Description**

• This instruction is available only if 6309 instruction support is configured.

**Instruction Format: IMM** 

35	24	23	12	11	0
Immed	l Lo	Imm	ed Hi	18	34h

**Instruction Format: DP** 

23	12	11	0
Offse	et12	19	4h

**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx12	2	1A	4h

**Instruction Format: EXT** 

35	24	23	12	11	0
Address	s Lo	Addı	ess Hi	1.	B4h

#### Flags Affected:

N set equal to bit 23 of the accumulator

Z set if accumulator value is zero, otherwise cleared

E	F	Н	I	N	Z	V	C
				<b>1</b>	<b>1</b>	0	

# ANDR – Bitwise 'And' Register to Register

### **Description**

And register to register.

• This instruction is available only if 6309 instruction support is configured.

#### **Instruction Format: INH**

23 20	19 16	15 12	11	0
~	r0	r1	134h	

r0/r1		r0/r1	
0	D	8	A
1	X	9	В
2	Y	10	CC
3	U	11	DP
4	S	12	0
5	PC	13	0
6	W	14	Е
7	resv	15	F

### Flags Affected:

N set equal to the most significant bit of the result

**Z** set if result value is zero, otherwise cleared

V cleared

E	F	Н	I	N	Z	V	C
				<b>1</b>	<b>1</b>	0	

# **ASL – Arithmetic Shift Left Memory**

#### **Description**

Memory is read, bits are shifted to the left by one bit, then the result is written back to memory. A zero is shifted into the least significant bit and the most significant bit is captured in the carry result flag.

**Instruction Format: DP** 

23	12	11	0
Offse	t12	00	8h


**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx	.12	06	Xh

**Instruction Format: EXT** 

35	24	23	12	11	0
Address	Lo	Addı	ess Hi	07	78h

#### **Operation:**



#### Flags Affected:

**H** setting is undefined

N set equal to bit 11 of the result

Z set if result value is zero, otherwise cleared

V set to the exclusive or of bits 10 and 11

C set to the original value of bit 11


E	F	Н	I	N	Z	V	C
		?		<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>

### ASLA - Arithmetic Shift Left Accumulator A


#### **Description**

Bits in the accumulator A are shifted once to the left. A zero is shifted into the least significant bit and the most significant bit is captured in the carry result flag.

#### **Instruction Format: INH**



#### **Operation:**



#### Flags Affected:

H setting is undefined

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set to the exclusive or of accumulator bits 10 and 11

C set if there is a carry out of bit 11, otherwise cleared


E	F	Η	I	N	Z	V	C
		?		<b>1</b>	<b>1</b>	<b>\( \)</b>	<b>1</b>

### ASLB - Arithmetic Shift Left Accumulator B

#### **Description**

Bits in the accumulator B are shifted once to the left. A zero is shifted into the least significant bit and the most significant bit is captured in the carry result flag.

#### **Instruction Format: INH**



#### **Operation:**



#### Flags Affected:

H setting is undefined

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set to the exclusive or of accumulator bits 10 and 11

C set if there is a carry out of bit 11, otherwise cleared

Е	F	Η	I	N	Z	V	C
		?		<b>1</b>	<b>1</b>	<b>\( \)</b>	<b>1</b>


### ASLD - Arithmetic Shift Left Accumulator D

#### **Description**


Bits in the accumulator D are shifted once to the left. A zero is shifted into the least significant bit and the most significant bit is captured in the carry result flag.

• This instruction is available only if 6309 instruction support is configured.

#### **Instruction Format: INH**



#### **Operation:**



#### Flags Affected:

N set equal to bit 23 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set to the exclusive or of accumulator bits 22 and 23

C set if there is a carry out of bit 23, otherwise cleared

E	F	Н	I	N	Z	V	C
				1	<b>1</b>	<b>1</b>	<b>1</b>

# **ASR – Arithmetic Shift Right Memory**

#### **Description**

Memory is read, bits are shifted to the left by one bit, then the result is written back to memory. A zero is shifted into the least significant bit and the most significant bit is captured in the carry result flag.

**Instruction Format: DP** 

23	12	11	0
Offset	t12	00	7h


**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx1	2	06	7h

**Instruction Format: EXT** 

35	24	23	12	11	0
Address	s Lo	Addı	ess Hi	07	77h

**Operation:** 



#### Flags Affected:

**H** setting is undefined

N set equal to bit 11 of the result

Z set if result value is zero, otherwise cleared

C set to the original value of bit 0


E	F	Η	I	N	$\mathbf{Z}$	V	C
		?		<b>1</b>	<b>1</b>		<b>1</b>

# ASRA – Arithmetic Shift Right Accumulator A

#### **Description**

Bits in the accumulator A are shifted once to the right. The sign bit is shifted into the most significant bit and the least significant bit is captured in the carry result flag.

#### **Instruction Format: INH**



#### **Operation:**



#### Flags Affected:

H setting is undefined

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

C set if there is a carry out of bit 0, otherwise cleared


E	F	Η	I	N	Z	V	C
		?		<b>1</b>	<b>1</b>		1

# ASRB – Arithmetic Shift Right Accumulator B

#### **Description**

Bits in the accumulator B are shifted once to the right. The sign bit is shifted into the most significant bit and the least significant bit is captured in the carry result flag.

#### **Instruction Format: INH**



#### **Operation:**



#### Flags Affected:

H setting is undefined

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

C set if there is a carry out of bit 11, otherwise cleared


E	F	Η	I	N	Z	V	C
		?		<b>1</b>	<b>1</b>		1

# ASRD – Arithmetic Shift Right Accumulator D

#### **Description**

• This instruction is available only if 6309 instruction support is configured.

**Instruction Format: INH** 



#### Flags Affected:

N set equal to bit 23 of the accumulator

Z set if accumulator value is zero, otherwise cleared

C set if there is a carry out of bit 0, otherwise cleared

E	F	Н	I	N	Z	V	C
				<b>1</b>	<b>1</b>		<b>1</b>

# **BCC – Branch if Carry Clear**

#### **Description**

BCC performs a PC relative branch using a 12-bit sign extended displacement if the carry flag bit is clear in the condition codes register.

**Instruction Format: REL** 

Е	F	Η	Ι	N	Z	V	C

### Description

# BCS – Branch if Carry Set

BCC performs a PC relative branch using a 12-bit sign extended displacement if the carry flag bit is set in the condition codes register.

#### **Instruction Format: REL**

23	12	11	0
Disp	12	025	5h

#### Flags Affected:

E	F	Η	I	N	$\mathbf{Z}$	V	C

# **BEQ** – Branch if Equal

#### **Description**

BEQ performs a PC relative branch using a 12-bit sign extended displacement if the zero-flag bit is set in the condition codes register.

#### **Instruction Format: REL**

23	12	11	0
Disp	12	02	7h

E	F	Η	I	N	$\mathbf{Z}$	V	C

# **BGE** – Branch if Greater or Equal

#### **Description**

BGE performs a PC relative branch using a 12-bit sign extended displacement if the negative-flag bit and overflow flag bit are both clear, or are both set in the condition codes register.


#### **Instruction Format: REL**

23	12	11	0
Disp	12	020	Ch

#### **Operation:**

if 
$$((cc.n = 1 \text{ and } cc.v = 1) \text{ or } (cc.n = 0 \text{ and } cc.v = 0))$$
  
 $PC = PC + sign \text{ extend(disp12)}$ 

#### Flags Affected:



### **BGT** – Branch if Greater Than

#### **Description**

BGT performs a PC relative branch using a 12-bit sign extended displacement if the negative-flag bit and overflow flag bit are both clear, or are both set and the zero-flag bit is clear in the condition codes register.

#### **Instruction Format: REL**

#### **Operation:**

if )((cc.n = 1 and cc.v = 1) or (cc.n = 0 and cc.v = 0)) and cc.z = 0) 
$$PC = PC + sign \ extend(disp12)$$

Е	F	Н	I	N	Z	V	C

# BHI – Branch if Higher

#### **Description**

BHI performs a PC relative branch using a 12-bit sign extended displacement if the zero-flag bit and carry flag bit are both clear in the condition codes register.

#### **Instruction Format: REL**

23	12	11	0
Disp	12	022	2h

#### **Operation:**

if 
$$(cc.z = 0 \text{ and } cc.c = 0)$$

$$PC = PC + sign extend(disp12)$$

#### Flags Affected:

Ε	F	Η	I	N	$\mathbf{Z}$	V	C

# BHS - Branch if Higher or Same

#### **Description**

BHS performs a PC relative branch using a 12-bit sign extended displacement if the carry flag bit is clear in the condition codes register.

This is an alternate mnemonic for the **BCC** instruction.

#### **Instruction Format: REL**

23	12	11	0
Disp	12	024	4h

#### **Operation:**

if 
$$(cc.c = 0)$$

$$PC = PC + sign extend(disp12)$$

E	F	Н	I	N	Z	V	C

### BITA - Bitwise 'And' to Accumulator A

#### **Description**

This instruction works in the same manner as the <u>ANDA</u> instruction except that the result is discard and accumulator A is not updated. Only the result status flags are updated.

**Instruction Format: IMM** 

23 12 11 0 Immed12 085h

**Instruction Format: DP** 

23 12 11 0 Offset12 095h

**Instruction Format: NDX** 

23 12 11 0
As needed Ndx12 0A5h

**Instruction Format: EXT** 

35 24 23 12 11 0 Address Lo Address Hi 0B5h

Flags Affected:

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

E	F	Η	I	N	$\mathbf{Z}$	V	C
				<b>1</b>	<b>1</b>	0	

### BITB - Bitwise 'And' to Accumulator B

#### **Description**

This instruction works in the same manner as the <u>ANDB</u> instruction except that the result is discard and accumulator B is not updated. Only the result status flags are updated.

**Instruction Format: IMM** 

23 12 11 0 Immed12 0C5h

**Instruction Format: DP** 

23 12 11 0 Offset12 0D5h

**Instruction Format: NDX** 

23 12 11 0
As needed Ndx12 0E5h

**Instruction Format: EXT** 

35 24 23 12 11 0 Address Lo Address Hi 0F5h

Flags Affected:

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

E	F	Η	I	N	$\mathbf{Z}$	V	C
				<b>1</b>	<b>1</b>	0	

### BITD - Bitwise 'And' to Accumulator D

#### **Description**

This instruction works in the same manner as the <u>ANDD</u> instruction except that the result is discarded, and accumulator D is not updated. Only the result status flags are updated.

• This instruction is available only if 6309 instruction support is configured.

**Instruction Format: IMM** 

23	12	11	0
Immed	d12		185h

**Instruction Format: DP** 

_ 23	12	11	0
Offset	:12		195h

**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx12	,	1A	.5h

**Instruction Format: EXT** 

35	24	23	12	11	0	
Addr	ess Lo	Add	ress Hi	1B5h		

Flags Affected:

N set equal to bit 23 of the accumulator

Z set if accumulator value is zero, otherwise cleared

M	D	Ε	F	Η	I	N	Z	V	C
						<b>1</b>	<b>1</b>	0	

# BITMD - Bitwise 'And' to Mode Reg

#### **Description**

This instruction can be used to test bits in the mode register. Performing a BITMD instruction will clear the divide-by-zero and illegal operation bits in the register if they are tested. The result status of the and operation is returned in the Z flag of the ccr.

Note that operation of this instruction is slightly different than the 6309. This instruction may be used to test all bits of the mode register making it possible to detect native mode.

#### **Instruction Format: INH**

_ 23	12	11	0
Immed	12	230	Ch

#### Flags Affected:

Z set if result value is zero, otherwise cleared

D	Е	F	Н	I	N	Z	V	C
						1		

#### **Mode Register Effects:**

Z and O will be reset if tested.

			$\mathbf{Z}$	O		I	F	N
Ī			0	0				

# **BLE – Branch if Less or Equal**

### **Description**

BLE performs a PC relative branch using a 12-bit sign extended displacement if the negative-flag bit and overflow flag bit are different or the zero-flag bit is set in the condition codes register.

#### **Instruction Format: REL**

23	12	11	0
Disp	12	021	Fh

#### **Operation:**

if 
$$((cc.n \Leftrightarrow cc.v) \text{ or } (cc.z))$$
  
 $PC = PC + sign \text{ extend}(disp12)$ 




### **BLO – Branch if Lower**

#### **Description**

BLO performs a PC relative branch using a 12-bit sign extended displacement if the carry-flag bit is set in the condition codes register.

This is an alternate mnemonic for the BCS instruction.

#### **Instruction Format: REL**



#### **Operation:**

if (cc.c)

$$PC = PC + sign extend(disp12)$$

#### Flags Affected:

E	F	Η	I	N	Z	V	C

### BLS - Branch if Lower or the Same

#### **Description**

BLS performs a PC relative branch using a 12-bit sign extended displacement if the carry-flag bit is set or the zero-flag bit is set in the condition codes register.

#### **Instruction Format: REL**

#### **Operation:**

if (cc.c or cc.z)

$$PC = PC + sign extend(disp12)$$

Е	F	Н	I	N	Z	V	C

# BLT - Branch if Less Than

### **Description**


BLT performs a PC relative branch using a 12-bit sign extended displacement if the negative-flag bit is not equal to the overflow-flag bit in the condition codes register.

#### **Instruction Format: REL**

23	12	11	0
Disp	12	021	Dh

#### **Operation:**

if 
$$(cc.n \ll cc.v)$$
  
 $PC = PC + sign extend(disp12)$ 



### **BMI – Branch if Minus**

### **Description**

BMI performs a PC relative branch using a 12-bit sign extended displacement if the negative-flag bit is set in the condition codes register.

#### **Instruction Format: REL**

23	12	11	0
Disp	12	02]	Bh

### **Operation:**

$$PC = PC + sign extend(disp12)$$

Е	F	Η	I	N	Z	V	C

# **BNE** – Branch if Not Equal

#### **Description**

BEQ performs a PC relative branch using a 12-bit sign extended displacement if the zero-flag bit is clear in the condition codes register.

#### **Instruction Format: REL**

23	12	11	0
Disp	Disp12		6h

#### Flags Affected:

E	F	Η	I	N	Z	V	C

### **BPL – Branch if Plus**

#### **Description**

BPL performs a PC relative branch using a 12-bit sign extended displacement if the negative-flag bit is clear in the condition codes register.

#### **Instruction Format: REL**

#### **Operation:**

if 
$$(cc.n = 0)$$

$$PC = PC + sign extend(disp12)$$


E	,	F	Η	I	N	$\mathbf{Z}$	V	C

# **BRA** – **Branch Always**

#### **Description**

BRA always performs a PC relative branch using a 12-bit sign extended displacement.


**Instruction Format: REL** 



#### **Operation:**

$$PC = PC + sign extend(disp12)$$

#### Flags Affected:



### **BRN** – Branch Never

#### **Description**

BRA never performs a PC relative branch using a 12-bit sign extended displacement. It is effectively a two-byte NOP instruction. The displacement may contain any useful value.

**Instruction Format: REL** 

23	12	11	0
Dist	512	02	1h

**Operation:** 

E	F	Η	I	N	Z	V	C

### **BSR** – Branch To Subroutine

#### **Description**

BSR performs a PC relative branch using a 12-bit sign extended displacement after pushing the address of the next instruction on the stack.

#### **Instruction Format: REL**

23	12	11	0
Disp	12	081	Oh

#### **Operation:**

#### **Flags Affected:**


E	F	Η	I	N	Z	V	C

### **BVC – Branch if Overflow Clear**

### **Description**

BCC performs a PC relative branch using a 12-bit sign extended displacement if the overflow flag bit is clear in the condition codes register.

#### **Instruction Format: REL**



E	F	Η	I	N	Z	V	C

# **BVS** – Branch if Overflow Set

### **Description**

BCC performs a PC relative branch using a 12-bit sign extended displacement if the overflow flag bit is set in the condition codes register.

#### **Instruction Format: REL**

23	12	11	0
Disp	12	02	9h

E	F	Η	I	N	$\mathbf{Z}$	V	C

# **CLR – Clear Memory**

### **Description**

Zero is written to memory.

**Instruction Format: DP** 

_ 23	12	11	0
Offset	12	00	Fh

**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx1	2	06	Fh

**Instruction Format: EXT** 

_	35	24	23	12	11	0
	Address	Lo	Addı	ess Hi	07	Fh

**Operation:** 

### Flags Affected:

N clear

**Z** set

V clear

C clear


E	F	Η	I	N	Z	V	C
				0	1	0	0

# **CLRA – Clear Accumulator A**

### **Description**

A zero is loaded into accumulator A.

**Instruction Format: INH** 



### **Operation:**

$$Acca = 0$$

### Flags Affected:

N cleared

**Z** is set

V is cleared


E	F	Η	I	N	Z	V	C
				0	1	0	0

# **CLRB – Clear Accumulator B**

### **Description**

A zero is loaded into accumulator B.

**Instruction Format: INH** 



**Operation:** 

$$Accb = 0$$

### Flags Affected:

N cleared

**Z** is set

V is cleared

E	F	Η	I	N	Z	V	C
				0	1	0	0


# **CLRD** – Clear Accumulator **D**

### **Description**

A zero is loaded into accumulator D.

• This instruction is available only if 6309 instruction support is configured.

**Instruction Format: INH** 



#### **Operation:**

$$Accd = 0$$

#### Flags Affected:

N cleared

**Z** is set

V is cleared

_	E	F	Η	I	N	Z	V	C
Ī					0	1	0	0

# **CLRE – Clear Accumulator E**

### **Description**

A zero is loaded into accumulator E.

• This instruction is available only if 6309 instruction support is configured.

#### **Instruction Format: INH**

#### **Operation:**

$$Acca = 0$$

#### Flags Affected:

N cleared

**Z** is set

V is cleared

E	F	Η	I	N	Z	V	C
				0	1	0	0

# **CLRF – Clear Accumulator F**

### **Description**

A zero is loaded into accumulator F.

• This instruction is available only if 6309 instruction support is configured.

#### **Instruction Format: INH**

#### **Operation:**

$$Accf = 0$$

### Flags Affected:

N cleared

**Z** is set

V is cleared

E	F	Н	I	N	Z	V	C
				0	1	0	0

# **CLRW – Clear Accumulator W**

### **Description**

A zero is loaded into accumulator W.

• This instruction is available only if 6309 instruction support is configured.

### **Instruction Format: INH**

#### **Operation:**

$$Accw = 0$$

#### Flags Affected:

N cleared

**Z** is set

V is cleared

E	F	Η	I	N	Z	V	C
				0	1	0	0

# **CMPA – Compare to Accumulator A**

#### **Description**

This instruction performs a subtract operation and discards the result. The result status flags are updated.

**Instruction Format: IMM** 

23 12 11 0 Immed12 081h

**Instruction Format: DP** 

23 12 11 0 Offset12 091h

**Instruction Format: NDX** 

23 12 11 0
As needed Ndx12 0A1h

**Instruction Format: EXT** 

35 24 23 12 11 0 Address Lo Address Hi 0B1h

#### Flags Affected:

**H** the state of this bit is undefined

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

C set if there is a carry out of bit 11, otherwise cleared


Е	F	Η	I	N	Z	V	C
		?		<b>1</b>	<b>1</b>	<b>1</b>	<b>\$</b>

# **CMPB – Compare to Accumulator B**

#### **Description**

This instruction performs a subtract operation and discards the result. The result status flags are updated.

**Instruction Format: IMM** 



**Instruction Format: DP** 

23	12	11	0
Offset	12	0D	1h

**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx	.12	0E	1h

**Instruction Format: EXT** 

35	24	23	12	11	0
Address	Lo	Add	ress Hi	OF	71h

#### Flags Affected:

**H** the state of this bit is undefined

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

C set if there is a carry out of bit 11, otherwise cleared

E	F	Н	I	N	Z	V	C
		?		<b>1</b>	<b>1</b>	1	<b>\( \)</b>

# **CMPD** – Compare to Accumulator **D**

### **Description**

This instruction performs a subtract operation and discards the result. The result status flags are updated.

**Instruction Format: IMM** 

35	24	23	12	11	0
Immed	d Lo	Imn	ned Hi	18	83h

**Instruction Format: DP** 

_ 23	12	11	0
Offse	t12		193h

**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx	:12	1 <i>A</i>	3h

**Instruction Format: EXT** 

35	24	23	12	11	0
Addres	ss Lo	Add	ress Hi	1 H	33h

#### Flags Affected:

N set equal to bit 23 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

C set if there is a carry out of bit 23, otherwise cleared

E	F	Н	I	N	Z	V	C
				<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>

# **CMPE – Compare to Accumulator E**

### **Description**

This instruction performs a subtract operation and discards the result. The result status flags are updated.

• This instruction is available only if 6309 instruction support is configured.

**Instruction Format: IMM** 

_ 23	12	11	0
Immed12			281h

**Instruction Format: DP** 

_ 23	12	11	0
Offset12		2	291h

**Instruction Format: NDX** 

	23	12	11	0
As needed	Nda	x12	2A	.1h

**Instruction Format: EXT** 

35	24	23	12	11	0
Addre	ss Lo	Addı	ess Hi	2E	31h

## Flags Affected:

**H** the state of this bit is undefined

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

E	F	Η	I	N	Z	V	C
		?		<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>

# **CMPF** – Compare to Accumulator F

### **Description**

This instruction performs a subtract operation and discards the result. The result status flags are updated.

• This instruction is available only if 6309 instruction support is configured.

**Instruction Format: IMM** 

_ 23	12	11	0
Immed12		2C	1h

**Instruction Format: DP** 

23	12	11	0
Offset12		2D	1h

**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx1	2	2E	1h

**Instruction Format: EXT** 

35	24	23	12	11	0
Addre	ss Lo	Add	ress Hi	2F	71h

## Flags Affected:

**H** the state of this bit is undefined

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

Е	F	Н	I	N	Z	V	C
		?		<b>\$</b>	<b>1</b>	<b>1</b>	<b>1</b>

# **CMPR – Compare Register to Register**

# **Description**

Compare two registers.

• This instruction is available only if 6309 instruction support is configured.

### **Instruction Format: INH**

23 20	19 16	15 12	11	0
~	r0	r1	137h	

r0/r1		r0/r1	
0	D	8	A
1	X	9	В
2	Y	10	CC
3	U	11	DP
4	S	12	0
5	PC	13	0
6	W	14	Е
7	resv	15	F

# Flags Affected:

N set equal to the most significant bit of the result

Z set if result value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

C set if there is a carry out of the most significant bit, otherwise cleared

Е	F	Н	I	N	Z	V	C
				<b>1</b>	<b>1</b>	<b>1</b>	<b>\$</b>

# **CMPS – Compare to Stack Pointer**

# **Description**

This instruction performs a subtract operation and discards the result. The result status flags are updated.

**Instruction Format: IMM** 

35	24	23	12	11	0
Immed	l Lo	Imn	ned Hi	18	3Ch

**Instruction Format: DP** 

23	12	11	0
Offset	12	19	Ch

**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx	:12	1A	.Ch

**Instruction Format: EXT** 

35	24	23	12	11	0
Address	s Lo	Addı	ress Hi	1E	<b>C</b> h

# Flags Affected:

N set equal to bit 23 of the stack pointer

Z set if accumulator value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

Е	F	Н	I	N	Z	V	C
				<b>1</b>	<b>1</b>	<b>1</b>	$\leftrightarrow$

# **CMPU – Compare to User Stack Pointer**

# **Description**

This instruction performs a subtract operation and discards the result. The result status flags are updated.

**Instruction Format: IMM** 

35	24	23	12	11	0
Immed	d Lo	Imn	ned Hi	18	83h

**Instruction Format: DP** 

_ 23	12	11	0
Offset	12	19	93h

**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx	:12	1 <i>A</i>	3h

**Instruction Format: EXT** 

 35	24	23	12	11	0
Address	Lo	Addı	ress Hi	1E	33h

## Flags Affected:

N set equal to bit 23 of the user stack pointer

Z set if accumulator value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

Е	F	Η	I	N	Z	V	C
				<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>

# **CMPW – Compare to Accumulator W**

# **Description**

This instruction performs a subtract operation and discards the result. The result status flags are updated.

**Instruction Format: IMM** 

35	24	23	12	11	0
Immed	d Lo	Imn	ned Hi	08	31h

**Instruction Format: DP** 

_ 23	12	11	0
Offse	t12	09	91h

**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx12		0A	lh

**Instruction Format: EXT** 

35	24	23	12	11	0
Addres	Address Lo		ress Hi	0E	31h

## Flags Affected:

N set equal to bit 23 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

Е	F	Н	I	N	Z	V	C
				<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>

# **CMPX – Compare to X Index Register**

# **Description**

This instruction performs a subtract operation and discards the result. The result status flags are updated.

**Instruction Format: IMM** 

35	24	23	12	11	0
Immed Lo		Imn	Immed Hi		Ch

**Instruction Format: DP** 

23	12	11	0
Offset	Offset12		Ch

**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx12		0A	Ch

**Instruction Format: EXT** 

35	24	23	12	11	0
Address	Lo	Addı	ress Hi	0B	Ch

# Flags Affected:

N set equal to bit 23 of the index register

Z set if accumulator value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

Е	F	Η	I	N	Z	V	C
				<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>

# **CMPY – Compare to Y Index Register**

# **Description**

This instruction performs a subtract operation and discards the result. The result status flags are updated.

**Instruction Format: IMM** 

35	24	23	12	11	0
Immed	Lo	Immed Hi		18	Ch

**Instruction Format: DP** 

23	12	11	0
Offset	t12	19	OCh

**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx12		14	Ch

**Instruction Format: EXT** 

35	24	23	12	11	0
Addres	ss Lo	Add	ress Hi	1B	3Ch

Flags Affected:

N set equal to bit 23 of the index register

Z set if accumulator value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared


Е	F	Η	I	N	Z	V	C
				<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>

# **COM – Complement Memory**

# **Description**

Memory is read, complemented then written.

**Instruction Format: DP** 



**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx12	)	063	3h

**Instruction Format: EXT** 

_	35	24	23	12	11	0
	Address	Lo	Addı	ess Hi	07	'3h

**Operation:** 

# Flags Affected:

N clear

**Z** set

V clear

C clear


E	F	Η	I	N	Z	V	C
				<b>1</b>	<b>1</b>	0	1

# **COMA – Complement Accumulator A**

## **Description**

The ones complement of accumulator A is loaded into accumulator A.

**Instruction Format: INH** 



## **Operation:**

## Flags Affected:

**N** is set to bit 11 of the result

**Z** is set if the result is zero

V is cleared

C is set

E	F	Η	I	N	Z	V	C
				<b>1</b>	<b>1</b>	0	1

# **COMB – Complement Accumulator B**

## **Description**

The ones complement of accumulator B is loaded into accumulator B.

**Instruction Format: INH** 

### **Operation:**

$$Accb = \sim Accb$$

### Flags Affected:

**N** is set to bit 11 of the result

**Z** is set if the result is zero

V is cleared

C is set

E	F	Н	I	N	Z	V	C
				<b>1</b>	<b>1</b>	0	1


# **COMD – Complement Accumulator D**

## **Description**

The ones complement of accumulator D is loaded into accumulator D.

• This instruction is available only if 6309 instruction support is configured.

**Instruction Format: INH** 



## **Operation:**

$$Accd = \sim Accd$$

### Flags Affected:

**N** is set to bit 23 of the result

**Z** is set if the result is zero

V is cleared

C is set

E	F	Η	I	N	$\mathbf{Z}$	V	C
				<b>1</b>	<b>1</b>	0	1

# **COME – Complement Accumulator E**

### **Description**

The ones complement of accumulator E is loaded into accumulator E.

**Instruction Format: INH** 

#### **Operation:**

### Flags Affected:

**N** is set to bit 11 of the result

**Z** is set if the result is zero

V is cleared

C is set


E	F	Η	I	N	Z	V	C
				<b>1</b>	<b>1</b>	0	1

# **COMF – Complement Accumulator F**

# **Description**

The ones complement of accumulator F is loaded into accumulator F.

**Instruction Format: INH** 



### **Operation:**

$$Accf = \sim Accf$$

## Flags Affected:

**N** is set to bit 11 of the result

**Z** is set if the result is zero

V is cleared

C is set

E	F	Η	I	N	Z	V	C
				1	<b>1</b>	0	1

# **COMW – Complement Accumulator W**

### **Description**

The ones complement of accumulator W is loaded into accumulator W.

• This instruction is available only if 6309 instruction support is configured.

**Instruction Format: INH** 

### **Operation:**

### Flags Affected:

**N** is set to bit 23 of the result

**Z** is set if the result is zero

V is cleared

C is set

E	F	Η	I	N	Z	V	C
				<b>1</b>	<b>1</b>	0	1

# **CWAI – Wait For Interrupt**

### **Description**

This instruction waits for an interrupt to occur and may be used to clear bits in the condition code register. The condition code register is bitwise anded with an immediate value. The E bit in the condition code register is set and the entire machine state is stored on the stack.

#### **Instruction Format: INH**

_ 23	12	11	0
Immed	112	03	Ch

### Flags Affected:

Flags for which the immediate constant has a zero bit will be cleared, other flags will not be affected.

Е	F	Н	I	N	Z	V	C

# DAA – Decimal Adjust after Addition

## **Description**

The value in accumulator A is adjusted after an addition to be consistent with a BCD number.

#### **Instruction Format: INH**

#### **Operation:**

$$Acca = 0$$

### Flags Affected:

**N** is set to the value of bit 11 of the result

**Z** is set if the result is zero, otherwise cleared

V is undefined

C is set if there is a carry out from bit 11


E	F	Η	I	N	Z	V	C
				<b>1</b>	<b>1</b>	?	1

# **DEC – Decrement Memory**

# **Description**

Memory is read, decremented and written.

**Instruction Format: DP** 



**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx1	2	06.	Ah

**Instruction Format: EXT** 

35	24	23	12	11	0
Address	s Lo	Addı	ress Hi	07	Ah

**Operation:** 

## Flags Affected:

**N** is set to the value of bit 11 of the result

**Z** is set if the result is zero.


E	F	Η	I	N	Z	V	C
				<b>1</b>	<b>1</b>	<b>1</b>	

# **DECA – Decrement Accumulator A**

# **Description**

Accumulator A is decremented by one.

**Instruction Format: INH** 



# **Operation:**

$$Acca = Acca - 1$$

# Flags Affected:

**N** is set to the value of bit 11 of the result

**Z** is set if the result is zero.


E	F	Η	I	N	Z	V	C
				<b>1</b>	<b>1</b>	<b>1</b>	

# **DECB – Decrement Accumulator B**

## **Description**

Accumulator B is decremented by one.

**Instruction Format: INH** 



### **Operation:**

$$Accb = Accb - 1$$

### Flags Affected:

**N** is set to the value of bit 11 of the result

**Z** is set if the result is zero.

V is set if the original value was \$800

E	F	Н	I	N	Z	V	C
				<b>1</b>	<b>1</b>	<b>1</b>	

# **DECD – Decrement Accumulator D**

### **Description**

Accumulator D is decremented by one.

• This instruction is available only if 6309 instruction support is configured.

**Instruction Format: INH** 

### **Operation:**

$$Accd = Accd - 1$$

### Flags Affected:

N is set to the value of bit 23 of the result

**Z** is set if the result is zero.

E	F	Η	I	N	Z	V	C
				<b>1</b>	<b>1</b>	<b>1</b>	

# **DECE – Decrement Accumulator E**

# **Description**

Accumulator E is decremented by one.

• This instruction is available only if 6309 instruction support is configured.

**Instruction Format: INH** 

## **Operation:**

$$Acce = Acce - 1$$

## Flags Affected:

**N** is set to the value of bit 11 of the result

**Z** is set if the result is zero.

E	F	Η	I	N	Z	V	C
				<b>1</b>	<b>1</b>	<b>1</b>	

# **DECF – Decrement Accumulator F**

### **Description**

Accumulator F is decremented by one.

• This instruction is available only if 6309 instruction support is configured.

**Instruction Format: INH** 

## **Operation:**

$$Accf = Accf - 1$$

## Flags Affected:

**N** is set to the value of bit 11 of the result

**Z** is set if the result is zero.

V is set if the original value was \$800

Е	F	Η	I	N	Z	V	C
				<b>1</b>	<b>1</b>	<b>1</b>	

# **DECW** – **Decrement Accumulator W**

### **Description**

Accumulator W is decremented by one.

• This instruction is available only if 6309 instruction support is configured.

**Instruction Format: INH** 

#### **Operation:**

$$Accd = Accd - 1$$

#### Flags Affected:

N is set to the value of bit 23 of the result

**Z** is set if the result is zero.

Е	F	Η	I	N	Z	V	C
				<b>1</b>	<b>1</b>	<b>1</b>	

# **DIVD – Divide Accumulator D by Memory**

## **Description**

Divide 24-bit accumulator D by a 12-bit value from memory. Both values are treated as signed values. If overflow occurs and the result will not fit into 12-bits the overflow flag is set.

Accb is set to the quotient and Acca is set to the remainder.

If the divisor is zero a divide-by-zero interrupt will occur unless the address mode is immediate for which no interrupt occurs. The divide-by-zero interrupt can be tested in the mode register using the BITMD instruction.

Clock Cycles: approximately 28

**Instruction Format: IMM** 

23 12 11 0 Immed12 28Dh

**Instruction Format: DP** 

23 12 11 0 Offset12 29Dh

**Instruction Format: NDX** 

23 12 11 0
As needed Ndx12 2ADh

**Instruction Format: EXT** 

35 24 23 12 11 0 Address Lo Address Hi 2BDh

Flags Affected:

N set equal to bit 11 of the result in accumulator B

Z set if accumulator B value is zero, otherwise cleared

V set if an overflow occurred, otherwise cleared

C set if the quotient in accumulator B is odd, otherwise cleared if even

E	F	Η	I	N	$\mathbf{Z}$	V	C
				<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>

# **DIVQ – Divide Accumulator D by Memory**

# **Description**

Divide 48-bit accumulator Q by a 24-bit value from memory. Both values are treated as signed values. If overflow occurs and the result will not fit into 24-bits the overflow flag is set.

**Clock Cycles:** approximately 56

**Instruction Format: IMM** 

35	24	23	12	11	0
Imme	ed lo	Imm	ed hi	28	Eh

**Instruction Format: DP** 

23	12	11	0
Offse	et12	29	Eh

**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx	12	2A	Eh

**Instruction Format: EXT** 

35	24	23	12	11	0
Address	s Lo	Add	ress Hi	2B	Eh

Flags Affected:

N set equal to bit 11 of the result in accumulator B

Z set if accumulator B value is zero, otherwise cleared

V set if an overflow occurred, otherwise cleared

C set if the quotient in accumulator B is odd, otherwise cleared if even

Е	F	Η	I	N	Z	V	C
				<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>

# EIM – Bitwise Exclusive 'Or' Immediate to Memory

# **Description**

• This instruction is available only if 6309 instruction support is configured.

**Instruction Format: DP** 

35	24	23	12	11	0
Offse	t12	Imn	ned12	00	)5h

**Instruction Format: NDX** 

	35	24	23	12	11	0
As needed	Ndx12		Imme	d12	()6	5h

**Instruction Format: EXT** 

47	36	35	24	23	12	11	0
Address	s Lo	Addr	ess Hi	Imn	ned12	0′	75h

## Flags Affected:

N set equal to bit 11 of the accumulator


Z set if accumulator value is zero, otherwise cleared

M	D	E	F	Η	I	N	Z	V	C
						<b>1</b>	<b>1</b>	0	

# EORA - Bitwise Exclusive 'Or' to Accumulator A

# **Description**

**Instruction Format: IMM** 



**Instruction Format: DP** 

23	12	11	0
Offset	t12	09	8h

**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx	:12	0A	.8h

**Instruction Format: EXT** 

35	24	23	12	11	0
Addre	ess Lo	Addı	ress Hi	OE	38h

# Flags Affected:

**N** set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

Е	F	Н	I	N	Z	V	C
				<b>1</b>	<b>1</b>	0	

# EORB - Bitwise Exclusive 'Or' to Accumulator B

# **Description**

**Instruction Format: IMM** 

23	12	11	0
Immed	Immed12		8h

**Instruction Format: DP** 

_23	12	11	0
Offse	t12	0D	8h

**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx	12	0E	8h

**Instruction Format: EXT** 

35	24	23	12	11	0
Address	Lo	Add	ress Hi	OF	F8h

Flags Affected:

N set equal to bit 11 of the accumulator


Z set if accumulator value is zero, otherwise cleared

E	F	Η	I	N	Z	V	C
				<b>1</b>	<b>1</b>	0	

# EORD - Bitwise Exclusive 'Or' to Accumulator D

# **Description**

**Instruction Format: IMM** 



**Instruction Format: DP** 

23	12	11	0
Offset	t12		198h

**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx	:12	1 <i>A</i>	N8h

**Instruction Format: EXT** 

35	24	23	12	11	0
Address Lo		Addı	ess Hi	1E	38h

# Flags Affected:

N set equal to bit 23 of the accumulator

Z set if accumulator value is zero, otherwise cleared

Е	F	Н	I	N	Z	V	C
				<b>1</b>	<b>1</b>	0	

# EORR – Bitwise Exclusive 'or' Register to Register

# **Description**

Exclusive or register to register.

• This instruction is available only if 6309 instruction support is configured.

### **Instruction Format: INH**

23 20	19 16	15 12	11	0
٠	r0	r1	136h	

r0/r1		r0/r1	
0	D	8	A
1	X	9	В
2	Y	10	CC
3	U	11	DP
4	S	12	0
5	PC	13	0
6	W	14	Е
7	resv	15	F

# Flags Affected:

N set equal to the most significant bit of the result

**Z** set if result value is zero, otherwise cleared

V cleared

E	F	Н	I	N	Z	V	C
				<b>1</b>	<b>1</b>	0	

# **EXG** – Exchange Registers

# Description

Exchange two registers.

**Instruction Format: INH** 

23 20	19 16	15 12	11	0
~	r0	r1	01Eh	

r0/r1		r0/r1	
0	D	8	A
1	X	9	В
2	Y	10	CC
3	U	11	DP
4	S	12	0
5	PC	13	0
6	W	14	Е
7	resv	15	F


E	F	Η	I	N	Z	V	C

# INC – Increment Memory

# **Description**

Memory is read, incremented and written.

**Instruction Format: DP** 



**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx1	2	06	Ch

**Instruction Format: EXT** 

_	35	24	23	12	11	0
	Address	Lo	Addı	ress Hi	07	'Ch

**Operation:** 

### Flags Affected:

**N** is set to the value of bit 11 of the result

**Z** is set if the result is zero.


Е	F	Η	I	N	Z	V	C
				<b>1</b>	<b>1</b>	<b>1</b>	

# **INCA – Increment Accumulator A**

# **Description**

Accumulator A is incremented by one.

**Instruction Format: INH** 



# **Operation:**

$$Acca = Acca + 1$$

# Flags Affected:

**N** is set to the value of bit 11 of the result

**Z** is set if the result is zero.


Е	F	Η	I	N	Z	V	C
				<b>1</b>	<b>1</b>	<b>1</b>	

# **INCB – Increment Accumulator B**

## **Description**

Accumulator B is incremented by one.

**Instruction Format: INH** 



**Operation:** 

$$Accb = Accb + 1$$

### Flags Affected:

**N** is set to the value of bit 11 of the result

**Z** is set if the result is zero.

V is set if the original value was \$7FF

E	F	Н	I	N	Z	V	C
				<b>1</b>	<b>1</b>	<b>1</b>	

# **INCD – Increment Accumulator D**

### **Description**

Accumulator D is incremented by one.

• This instruction is available only if 6309 instruction support is configured.

**Instruction Format: INH** 

**Operation:** 

$$Accd = Accd + 1$$

### Flags Affected:

**N** is set to the value of bit 23 of the result

**Z** is set if the result is zero.

M	D	Е	F	Η	I	N	Z	V	C
						<b>1</b>	<b>1</b>	<b>1</b>	

# **INCE – Increment Accumulator E**

# **Description**

Accumulator E is incremented by one.

• This instruction is available only if 6309 instruction support is configured.

**Instruction Format: INH** 

## **Operation:**

$$Acce = Acce + 1$$

## Flags Affected:

**N** is set to the value of bit 11 of the result

**Z** is set if the result is zero.

E	F	Η	I	N	Z	V	C
				<b>1</b>	<b>1</b>	1	

# **INCF – Increment Accumulator F**

## **Description**

Accumulator F is incremented by one.

• This instruction is available only if 6309 instruction support is configured.

**Instruction Format: INH** 

**Operation:** 

$$Accf = Accf + 1$$

## Flags Affected:

**N** is set to the value of bit 11 of the result

**Z** is set if the result is zero.

**V** is set if the original value was \$7FF

Е	F	Η	I	N	Z	V	C
				<b>1</b>	<b>1</b>	<b>1</b>	

# **INCW** – **Increment Accumulator W**

## **Description**

Accumulator W is incremented by one.

• This instruction is available only if 6309 instruction support is configured.

**Instruction Format: INH** 

**Operation:** 

$$Accw = Accw + 1$$

#### Flags Affected:

**N** is set to the value of bit 23 of the result

**Z** is set if the result is zero.


Е	F	Η	I	N	Z	V	C
				<b>1</b>	<b>1</b>	<b>1</b>	

# JMP – Unconditional Jump

## **Description**

Load the program counter with the source operand.

**Instruction Format: DP** 



**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx12	,	06	Eh

**Instruction Format: EXT** 

35	24	23	12	11	0
Address	Lo	Addı	ess Hi	07	Eh

Flags Affected:


E	F	Η	I	N	Z	V	C

# JSR -Jump to Subroutine

# **Description**

Push the address of the next instruction on the stack, then perform a jump operation.

**Instruction Format: DP** 



**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx	12	0A	Dh

**Instruction Format: EXT** 

35	24	23	12	11	0
Addres	ss Lo	Addı	ress Hi	0E	BDh

E	F	Н	I	N	Z	V	C

# **LBCC – Long Branch if Carry Clear**

# **Description**

LBCC performs a PC relative branch using a 24-bit sign extended displacement if the carry flag bit is clear in the condition codes register.

## **Instruction Format: REL**

35	24	23	12	11	0
Disp	Disp lo		sp hi	12	24h

E	F	Η	I	N	$\mathbf{Z}$	V	C

# LBCS – Long Branch if Carry Set


## **Description**

LBCS performs a PC relative branch using a 24-bit sign extended displacement if the carry flag bit is set in the condition codes register.

#### **Instruction Format: REL**

_ 35	24	23	12	11	0
Disp l	0	Dis	sp hi	12	25h

#### **Flags Affected:**



# LBEQ - Long Branch if Equal

## **Description**

LBEQ performs a PC relative branch using a 24-bit sign extended displacement if the zero-flag bit is set in the condition codes register.

### **Instruction Format: REL**

35	24	23	12	11	0
Disp	o lo	Dis	sp hi	12	27h

E	F	Η	I	N	Z	V	C

# LBGE - Long Branch if Greater or Equal

### **Description**

LBGE performs a PC relative branch using a 24-bit sign extended displacement if the negative-flag bit and overflow flag bit are both clear, or are both set in the condition codes register.

#### **Instruction Format: REL**


_ 35	24	23	12	11	0
Disp lo		Disp hi		12Ch	

### **Operation:**

if 
$$((cc.n = 1 \text{ and } cc.v = 1) \text{ or } (cc.n = 0 \text{ and } cc.v = 0))$$

PC = PC + sign extend(disp24)

### Flags Affected:



# LBGT - Long Branch if Greater Than

## **Description**

LBGT performs a PC relative branch using a 24-bit sign extended displacement if the negativeflag bit and overflow flag bit are both clear, or are both set and the zero-flag bit is clear in the condition codes register.

#### **Instruction Format: REL**

35	24	23	12	11	0
Disp	lo	Dis	p hi	12	Eh

#### **Operation:**

PC = PC + sign extend(disp24)

Е	F	Н	I	N	Z	V	C

# LBHI – Branch if Higher

### **Description**

LBHI performs a PC relative branch using a 24-bit sign extended displacement if the zero-flag bit and carry flag bit are both clear in the condition codes register.

#### **Instruction Format: REL**

35	24	23	12	11	0
Disp lo		Dis	sp hi	122h	

### **Operation:**

if 
$$(cc.z = 0 \text{ and } cc.c = 0)$$

$$PC = PC + sign extend(disp24)$$

### Flags Affected:

Е	F	Η	I	N	Z	V	C

# LBHS - Long Branch if Higher or Same

## **Description**

LBHS performs a PC relative branch using a 24-bit sign extended displacement if the carry flag bit is clear in the condition codes register.

This is an alternate mnemonic for the **BCC** instruction.

#### **Instruction Format: REL**

35	24	23	12	11	0
Disp	lo	Dis	(1) [1]	12	24h

### **Operation:**

if 
$$(cc.c = 0)$$

$$PC = PC + sign extend(disp24)$$

E	F	Н	I	N	Z	V	C

# LBLE – Branch if Less or Equal

## **Description**

LBLE performs a PC relative branch using a 24-bit sign extended displacement if the negative-flag bit and overflow flag bit are different or the zero-flag bit is set in the condition codes register.

### **Instruction Format: REL**

_ 35	24	23	12	11	0
Disp l	О	Dis	sp hi	12	2Fh

### **Operation:**

if 
$$((cc.n <> cc.v) \text{ or } (cc.z))$$
  
 $PC = PC + sign \text{ extend}(disp24)$ 

E	F	Η	I	N	$\mathbf{Z}$	V	C

## LBLO - Long Branch if Lower

### **Description**

LBLO performs a PC relative branch using a 24-bit sign extended displacement if the carry-flag bit is set in the condition codes register.

This is an alternate mnemonic for the LBCS instruction.

## **Instruction Format: REL**

_ 35	24	23	12	11	0
Disp lo	С	Dis	sp hi	12	25h

### **Operation:**

if (cc.c)

$$PC = PC + sign extend(disp24)$$

#### Flags Affected:

F	Ξ	F	Η	I	N	Z	V	C

# LBLS - Long Branch if Lower or the Same

### **Description**

LBLS performs a PC relative branch using a 24-bit sign extended displacement if the carry-flag bit is set or the zero-flag bit is set in the condition codes register.

### **Instruction Format: REL**

35	24	23	12	11	0
Disp	lo	Dis	sp hi	12	23h

### **Operation:**

if (cc.c or cc.z)

$$PC = PC + sign extend(disp24)$$

Е	F	Η	I	N	Z	V	C

# LBLT - Long Branch if Less Than

## **Description**

LBLT performs a PC relative branch using a 24-bit sign extended displacement if the negative-flag bit is not equal to the overflow-flag bit in the condition codes register.

### **Instruction Format: REL**

35	24	23	12	11	0
Disp	lo	Dis	sp hi	12	Dh

### **Operation:**

if 
$$(cc.n \ll cc.v)$$
  
 $PC = PC + sign extend(disp24)$ 

E	F	Η	I	N	$\mathbf{Z}$	V	C

# **LBMI – Long Branch if Minus**

## **Description**

LBMI performs a PC relative branch using a 24-bit sign extended displacement if the negative-flag bit is set in the condition codes register.

### **Instruction Format: REL**

_ 35	24	23	12	11	0
Disp	lo	Dis	sp hi	12	Bh

## **Operation:**

$$PC = PC + sign extend(disp24)$$

E	F	Η	I	N	$\mathbf{Z}$	V	C

## LBNE – Long Branch if Not Equal

## **Description**

LBEQ performs a PC relative branch using a 24-bit sign extended displacement if the zero-flag bit is clear in the condition codes register.

#### **Instruction Format: REL**

35	24	23	12	11	0
Disp lo	0	Dis	p hi	12	26h

### Flags Affected:



# LBPL – Long Branch if Plus

## **Description**

LBPL performs a PC relative branch using a 24-bit sign extended displacement if the negative-flag bit is clear in the condition codes register.

#### **Instruction Format: REL**

35	24	23	12	11	0
Disp 1	lo	Dis	p hi	12	2Ah

## **Operation:**

if 
$$(cc.n = 0)$$

$$PC = PC + sign extend(disp24)$$


E	F	Η	I	N	Z	V	C

## LBRA – Long Branch Always

## **Description**

LBRA always performs a PC relative branch using a 24-bit sign extended displacement.

**Instruction Format: REL** 



#### **Operation:**

$$PC = PC + sign extend(disp24)$$

### Flags Affected:

E	F	Η	I	N	$\mathbf{Z}$	V	C

# **LBRN – Long Branch Never**

## **Description**

LBRN never performs a PC relative branch using a 24-bit sign extended displacement. It is effectively a three-byte NOP instruction. The displacement may contain any useful value.

**Instruction Format: REL** 

35	24	23	12	11	0
Disp 1	0	Dis	p hi	12	21h

### **Operation:**

Е	F	Н	I	N	Z	V	C

## LBSR - Long Branch To Subroutine

## **Description**

LBSR performs a PC relative branch using a 24-bit sign extended displacement after pushing the address of the next instruction on the stack.

#### **Instruction Format: REL**

35	24	23	12	11	0
Disp	lo	Dis	sp hi	01	17h

### **Operation:**

### Flags Affected:

E	F	Η	I	N	Z	V	C

# LBVC - Long Branch if Overflow Clear

## **Description**

LBVC performs a PC relative branch using a 24-bit sign extended displacement if the overflow flag bit is clear in the condition codes register.

### **Instruction Format: REL**

35	24	23	12	11	0
Disp le	0	Dis	sp hi	12	28h

E	F	Н	I	N	Z	V	C

# LBVS – Long Branch if Overflow Set

## **Description**

LBVS performs a PC relative branch using a 24-bit sign extended displacement if the overflow flag bit is set in the condition codes register.

## **Instruction Format: REL**

35	24	23	12	11	0
Disp	lo	Dis	sp hi	12	29h


E	F	Η	I	N	$\mathbf{Z}$	V	C

## LDA - Load Accumulator A

## **Description**

The source operand is loaded into accumulator A.

**Instruction Format: IMM** 



**Instruction Format: DP** 

23	12	11	0
Offse	t12	09	96h

**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx12	2	0A	.6h

**Instruction Format: EXT** 

	35	24	23	12	11	0
ĺ	Address	Lo	Add	ress Hi	OE	36h

Flags Affected:

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared


E	F	Η	I	N	Z	V	C
				<b>1</b>	<b>1</b>	0	

## LDB - Load Accumulator B

## **Description**

The source operand is loaded into accumulator B.

**Instruction Format: IMM** 



**Instruction Format: DP** 

23	12	11	0
Offse	t12	0D	6h

**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx12	)	0E	6h

**Instruction Format: EXT** 

	35	24	23	12	11	0
ĺ	Address	Lo	Add	ress Hi	OF	F6h

## Flags Affected:

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

E	F	Η	I	N	Z	V	C
				<b>1</b>	<b>1</b>	0	

## LDD - Load Accumulator D

## **Description**

The source operand is loaded into accumulator B.

**Instruction Format: IMM** 

_	35	24	23	12	11	0
	Imme	d Lo	Imm	ed Hi	0C	Ch

**Instruction Format: DP** 

23	12	11	0
Offset	.12	0De	Ch

**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx1	2	0E0	Ch

**Instruction Format: EXT** 

35	24	23	12	11	0
Addre	ss Lo	Addı	ess Hi	OF	FCh

Flags Affected:

N set equal to bit 23 of the accumulator (bit 11 of accumulator A)

Z set if accumulator value is zero, otherwise cleared

E	F	Η	I	N	Z	V	C
				<b>1</b>	<b>1</b>	0	

## **LDE – Load Accumulator E**

## **Description**

The source operand is loaded into accumulator E.

**Instruction Format: IMM** 

23	12	11	0
Immed	112	2	86h

**Instruction Format: DP** 

23	12	11	0
Offset12		29	6h

**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx12	2	2A	6h

**Instruction Format: EXT** 

35	24 2	3	12	11	0
Address L	Address Lo Add		Hi	2B6h	

## Flags Affected:

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared


E	F	Η	I	N	Z	V	C
				<b>1</b>	<b>1</b>	0	

## LDF - Load Accumulator F

## **Description**

The source operand is loaded into accumulator F.

**Instruction Format: IMM** 



**Instruction Format: DP** 

23	12	11	0
Offse	Offset12		6h

**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx1	2	2E	6h

**Instruction Format: EXT** 

35	24	23	12	11	0
Addres	s Lo	Addı	ess Hi	2	F6h

#### Flags Affected:

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V always cleared


E	F	Η	I	N	Z	V	C
				<b>1</b>	<b>1</b>	0	

# LDMD - Load Mode Reg

### **Description**

This instruction loads the processor mode register. The mode register is write-only.

**Instruction Format: INH** 



Flags Affected: none

## **Mode Register:**



N: 1 = native mode, Acce, accf stacked during interrupts.

F: 1 = FIRQ stacks all registers, 0 = FIRQ stacks only CCR and PC

I: 1 = interrupt lines act as priority encoder, 0 = interrupt lines operate normally

## LDS - Load Stack Pointer

## **Description**

The source operand is loaded into the stack pointer.

**Instruction Format: IMM** 

_	35	24	23	12	11	0
	Imme	ed Lo	Immed Hi		10	CEh

**Instruction Format: DP** 

23	12	11	0
Offset12		1D	Eh

**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx1	2	1E	Eh

**Instruction Format: EXT** 

35	24	23	12	11	0
Address	Lo	Add	ress Hi	1H	FEh

## Flags Affected:

N set equal to bit 23 of the stack pointer

Z set if accumulator value is zero, otherwise cleared

E	F	Η	I	N	Z	V	C
				<b>1</b>	<b>1</b>	0	

## **LDU – Load User Stack Pointer**

## Description

The source operand is loaded into the user stack pointer.

**Instruction Format: IMM** 

35	24	23	12	11	0
Imme	ed Lo	Imn	ned Hi	00	CEh

**Instruction Format: DP** 

23	12	11	0
Offse	t12	0D	Eh

**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx1	2	0E	Eh

**Instruction Format: EXT** 

35 24	23	12	11	0
Address Lo	Addı	ress Hi	0	FEh

## Flags Affected:

N set equal to bit 23 of the user stack pointer

Z set if accumulator value is zero, otherwise cleared

E	F	Η	I	N	Z	V	C
				<b>1</b>	<b>1</b>	0	

# LDW – Load Accumulator W

## **Description**

The source operand is loaded into accumulator W.

**Instruction Format: IMM** 

 35	24	23	12	11	0
Immed 1	Lo	Imm	ed Hi	18	86h

**Instruction Format: DP** 

23	12	11	0
Offse	t12	19	96h

**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx1	2	1A	6h

**Instruction Format: EXT** 

_	35	24	23	12	11	0
	Address	Lo	Addı	ress Hi	1 E	36h

Flags Affected:

**N** set equal to bit 23 of the accumulator (bit 11 of accumulator E)

Z set if accumulator value is zero, otherwise cleared

E	F	Η	I	N	Z	V	C
				<b>1</b>	<b>1</b>	0	

# LDX – Load X Index Register

## **Description**

The source operand is loaded into the X index register.

**Instruction Format: IMM** 

35	24	23	12	11	0
Imme	d Lo	Imn	ned Hi	08	Eh

**Instruction Format: DP** 

23	12	11	0
Offse	et12	09	Eh

**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx1	2	0A	Eh

**Instruction Format: EXT** 

35	24	23	12	11	0
Addr	ess Lo	Add	ress Hi	0E	3Eh

Flags Affected:

N set equal to bit 23 of the index register

Z set if accumulator value is zero, otherwise cleared

E	F	Η	I	N	Z	V	C
				<b>1</b>	<b>1</b>	0	

# LDY – Load Y Index Register

## **Description**

The source operand is loaded into the Y index register.

**Instruction Format: IMM** 

35	24	23	12	11	0
Imme	d Lo	Imn	ned Hi	18	BEh

**Instruction Format: DP** 

23	12	11	0
Offse	et12	19	Eh

**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx1	2	1A	Eh

**Instruction Format: EXT** 

35	24	23	12	11	0
Address	Lo	Add	ress Hi	1B	Eh

Flags Affected:

N set equal to bit 23 of the index register

Z set if accumulator value is zero, otherwise cleared

E	F	Η	I	N	Z	V	C
				<b>1</b>	<b>1</b>	0	

## **LEAS – Load Effective Address Into S**

## **Description**

The address of the source operand is loaded into the stack pointer.

**Instruction Format: NDX** 

	23	12 11	0
As needed	Ndx12	032h	

E	F	Н	I	N	Z	V	C

## LEAU - Load Effective Address Into U

## **Description**

The address of the source operand is loaded into the user stack pointer.

**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx12		033h	

Flags Affected:



## LEAX - Load Effective Address Into X

### **Description**

The address of the source operand is loaded into the stack pointer.

**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx12	2	030	)h

Flags Affected:

 E	F	Н	I	N	Z	V	C
					<b>1</b>		

## LEAY - Load Effective Address Into Y

## **Description**

The address of the source operand is loaded into the stack pointer.

**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx12		03	1h

Е	F	Н	I	N	Z	V	C
					<b>1</b>		

## LSL – Logical Shift Left Memory

## **Description**

Memory is read, bits are shifted to the left by one bit, then the result is written back to memory. A zero is shifted into the least significant bit and the most significant bit is captured in the carry result flag.

**Instruction Format: DP** 

23	12	11	0
Offset	t12	00	8h


**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx	:12	06	8h

**Instruction Format: EXT** 

35	24	23	12	11	0
Addre	ss Lo	Add	ress Hi	0	78h

**Operation:** 



## Flags Affected:

**H** setting is undefined

N set equal to bit 11 of the result

Z set if result value is zero, otherwise cleared

V set to the exclusive or of bits 10 and 11

C set to the original value of bit 11


E	F	Н	I	N	Z	V	C
		?		<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>

## LSLA – Logical Shift Left Accumulator A

## **Description**

Bits in the accumulator A are shifted once to the left. A zero is shifted into the least significant bit and the most significant bit is captured in the carry result flag.

#### **Instruction Format: INH**



## **Operation:**



## Flags Affected:

H setting is undefined

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set to the exclusive or of accumulator bits 10 and 11

C set if there is a carry out of bit 11, otherwise cleared


Е	F	Η	I	N	Z	V	C
		?		<b>1</b>	<b>1</b>	<b>\( \)</b>	<b>1</b>

## LSLB – Logical Shift Left Accumulator B

## **Description**

Bits in the accumulator B are shifted once to the left. A zero is shifted into the least significant bit and the most significant bit is captured in the carry result flag.

#### **Instruction Format: INH**



### **Operation:**



## Flags Affected:

H setting is undefined

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set to the exclusive or of accumulator bits 10 and 11

C set if there is a carry out of bit 11, otherwise cleared

Е	F	Η	I	N	Z	V	C
		?		<b>1</b>	<b>1</b>	<b>\( \)</b>	<b>1</b>


# LSLD – Logical Shift Left Accumulator D

## **Description**


This is an alternate mnemonic for the **ASLD** instruction.

• This instruction is available only if 6309 instruction support is configured.

### **Instruction Format: INH**



## **Operation:**



## Flags Affected:

N set equal to bit 23 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set to the exclusive or of accumulator bits 22 and 23

C set if there is a carry out of bit 23, otherwise cleared


M	D	Е	F	Η	I	N	Z	V	C
						<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>

## LSR – Logical Shift Right Memory

## **Description**

Memory is read, bits are shifted to the right by one bit, then the result is written back to memory. A zero is shifted into the most significant bit and the least significant bit is captured in the carry result flag.

**Instruction Format: DP** 



**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx1	12	06	4h

**Instruction Format: EXT** 

35	24	23	12	11	0
Address	s Lo	Addı	ess Hi	07	74h

**Operation:** 



## Flags Affected:

N set equal to bit 11 of the result

Z set if result value is zero, otherwise cleared

C set to the original value of bit 0


E	F	Η	I	N	Z	V	C
				<b>1</b>	<b>1</b>		<b>1</b>

## LSRA – Logical Shift Right Accumulator A

## **Description**

Bits in the accumulator A are shifted once to the right. A zero is shifted into the most significant bit and the least significant bit is captured in the carry result flag.

#### **Instruction Format: INH**



### **Operation:**



## Flags Affected:

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

C set if there is a carry out of bit 0, otherwise cleared


E	F	Η	I	N	Z	V	C
				<b>1</b>	<b>1</b>		<b>1</b>

## LSRB – Logical Shift Right Accumulator B

## **Description**

Bits in the accumulator B are shifted once to the right. A zero is shifted into the most significant bit and the least significant bit is captured in the carry result flag.

#### **Instruction Format: INH**



## **Operation:**



## Flags Affected:

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

C set if there is a carry out of bit 0, otherwise cleared


Е	F	Η	I	N	Z	V	C
				<b>1</b>	<b>1</b>		<b>1</b>

# LSRD – Logical Shift Right Accumulator D


## **Description**

• This instruction is available only if 6309 instruction support is configured.

**Instruction Format: INH** 



## **Operation:**



## Flags Affected:

N set equal to bit 23 of the accumulator

Z set if accumulator value is zero, otherwise cleared

C set if there is a carry out of bit 0, otherwise cleared


E	F	Η	I	N	Z	V	C
				<b>1</b>	<b>1</b>		<b>1</b>

## **MUL – Multiply**

## **Description**

Accumulators A and B are multiplied, and the resulting product is placed in D. If the decimal mode flag bit is set in the condition code register then the operands are treated as BCD numbers and the result is a BCD result. Otherwise, the operands are treated as signed twos complement numbers.

**Instruction Format: INH** 



## **Operation:**

$$Accd = Acca * Accb$$

## Flags Affected:

**Z** is set if the result is zero, otherwise cleared **C** is set to the new value of bit 11 of accumulator B

M	D	Ε	F	Η	I	N	Z	V	C
							<b>1</b>		<b>\$</b>

## **MULD – Multiply Accumulator D by Memory**

## **Description**

Multiply 24-bit accumulator D by a 24-bit value from memory. Both values are treated as signed values. The result is a 48-bit value in the D and W registers.

Clock Cycles: approximately 12 + memory access time

**Instruction Format: IMM** 

35	24	23	12	11	0
Immed 1	Lo	Immed Hi		28	3Fh

**Instruction Format: DP** 

23	12	11	0
Offset	12	(2	29Fh

**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx	:12	2 <i>A</i>	<b>\F</b> h

**Instruction Format: EXT** 

35	24	23	12	11	0
Addres	ss Lo	Addı	ess Hi	2E	3Fh

## Flags Affected:

N set if result is negative

**Z** set if result value is zero, otherwise cleared


M	D	Ε	F	Н	I	N	Z	V	C
						<b>1</b>	1		

## **NEG – Negate Memory**

## **Description**

Memory is read, negated, then written.

**Instruction Format: DP** 



**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx12	,	060h	

**Instruction Format: EXT** 

35	24	23	12	11	0
A	ddress Lo	Ado	dress Hi	C	70h

**Operation:** 

## Flags Affected:

N set equal to bit 11 of memory

**Z** set if value is zero, otherwise cleared

**V** set if the original value is \$800

C cleared if the original value was zero


E	F	Н	I	N	Z	V	C
				<b>1</b>	<b>1</b>	<b>1</b>	1

# NEGA – Negate Accumulator A

## **Description**

Accumulator A is negated. If the decimal mode flag bit is set in the condition code register then the operand is treated as a BCD number and the result is a BCD result. Otherwise, the operand is treated as a signed twos complement number.

**Instruction Format: INH** 



**Operation:** 

acca = 0-acca

### Flags Affected:

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set if the original value is \$800

C cleared if the original value was zero


M	D	E	F	Н	I	N	Z	V	C
						<b>1</b>	<b>1</b>	<b>1</b>	<b>\$</b>

# **NEGB – Negate Accumulator B**

## **Description**

Accumulator B is negated. If the decimal mode flag bit is set in the condition code register then the operand is treated as a BCD number and the result is a BCD result. Otherwise, the operand is treated as a signed twos complement number.

**Instruction Format: INH** 



**Operation:** 

accb = 0-accb

### Flags Affected:

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set if the original value is \$800

C cleared if the original value was zero

M	D	E	F	Н	I	N	Z	V	C
						<b>1</b>	<b>1</b>	<b>1</b>	<b>\$</b>

## **NEGD** – Negate Accumulator **D**

## **Description**

Accumulator D is negated. If the decimal mode flag bit is set in the condition code register then the operand is treated as a BCD number and the result is a BCD result. Otherwise, the operand is treated as a signed twos complement number.

**Instruction Format: INH** 

**Operation:** 

accd = 0-accd

## Flags Affected:

N set equal to bit 23 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set if the original value is \$800000

C cleared if the original value was zero


E	F	Η	I	N	Z	V	C
				<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>

## NOP - No Operation

## **Description**

This instruction does not perform any operation.

**Instruction Format: INH** 



**Operation:** 

none

E	F	Η	I	N	$\mathbf{Z}$	V	C

# OIM – Bitwise 'Or' Immediate to Memory

## **Description**

• This instruction is available only if 6309 instruction support is configured.

**Instruction Format: DP** 

35	24	23	12	11	0
Offse	t12	Imn	ned12	00	)1h

**Instruction Format: NDX** 

	35	24	23	12	11	0
As needed	Ndx12	2	Imme	d12	06	.Ih

**Instruction Format: EXT** 

47	36	35	24	23	12	11	0
Address	Lo	Addr	ess Hi	Imn	ned12	07	'1h

## Flags Affected:

N set equal to bit 11 of the accumulator


Z set if accumulator value is zero, otherwise cleared

M	D	Е	F	Н	I	N	Z	V	C
						1	1	0	

## ORA - Bitwise 'Or' to Accumulator A

## **Description**

**Instruction Format: IMM** 



**Instruction Format: DP** 

23	12	11	0
Offset	12	09	Ah

**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx	12	0A	Ah

**Instruction Format: EXT** 

35	24	23	12	11	0
Address Lo		Addı	ess Hi	0BAh	

## Flags Affected:

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

Е	F	Н	I	N	Z	V	C
				<b>1</b>	<b>1</b>	0	

# **ORB** – Bitwise 'Or' to Accumulator B

## **Description**

**Instruction Format: IMM** 

23	12	11	0
Immed	112	0C	Ah

**Instruction Format: DP** 

23	12	11	0
Offse	t12	0D.	Ah

**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx12	,	0EA	h

**Instruction Format: EXT** 

35	24	23	12	11	0
Addre	ess Lo	Add	ress Hi	0F	Ah

## Flags Affected:

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

E	F	Η	I	N	Z	V	C
				<b>1</b>	<b>1</b>	0	

# **ORCC** – Bitwise 'Or' to Condition Code Reg

## **Description**

This instruction can be used to set bits in the condition code register. A common use is to set the interrupt mask bits.

**Instruction Format: INH** 

23	12	11	0
Immed	112	01.	Ah

### Flags Affected:


Flags for which the immediate constant has a one bit will be set, other flags will not be affected.

	M	D	Е	F	Η	I	N	$\mathbf{Z}$	V	C

# ORD - Bitwise 'Or' to Accumulator D

## **Description**

**Instruction Format: IMM** 



**Instruction Format: DP** 

23	12	11	0
Offset	:12	19	Ah

**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx	:12	1A	Ah

**Instruction Format: EXT** 

35	24	23	12	11	0
Addres	Address Lo		ess Hi	1B	Ah

## Flags Affected:

N set equal to bit 23 of the accumulator

Z set if accumulator value is zero, otherwise cleared

Е	F	Н	I	N	Z	V	C
				<b>1</b>	<b>1</b>	0	

# **PSHS – Push onto Stack**

## Description

This instruction is used to store registers to the stack.

#### **Instruction Format: INH**

23	12	11	0
Post-by	yte	03-	4h

Registers are pushed from higher memory addresses to lower memory addresses in the order outlined below.

CCR	Lower memory address
A	
В	
Е	
F	
DP	
X	
Y	
U or S	
PC	higher memory address

Push / pull post-byte (12-bit bytes)

11	10	9	8	7	6	5	4	3	2	1	0
~	~	F	Е	PC	U or S	Y	X	DP	В	A	CCR

## Flags Affected:

Flags for which the immediate constant has a one bit will be set, other flags will not be affected.

	Е	F	Н	I	Ν	$\mathbf{Z}$	V	C
ſ								

# **PSHU – Push onto User Stack**

## **Description**

This instruction is used to store registers to the user stack.

**Instruction Format: INH** 

23	12	11	0
Post-l	oyte	03	6h

Registers are pushed from higher memory addresses to lower memory addresses in the order outlined below.

CCR	Lower memory address
A	
В	
Е	
F	
DP	
X	
Y	
U or S	
PC	higher memory address

Push / pull post-byte (12-bit bytes)

11	10	9	8	7	6	5	4	3	2	1	0
~	~	F	E	PC	U or S	Y	X	DP	В	A	CCR

## Flags Affected:

Flags for which the immediate constant has a one bit will be set, other flags will not be affected.

Е	F	Η	Ι	N	Z	V	C

# **PULS – Pull from Stack**

## **Description**

This instruction is used to load registers from the stack.

**Instruction Format: INH** 

23	12	11	0
Post-l	oyte	03	5h

Registers are pulled from lower memory addresses to higher memory addresses as in the order outlined below.

CCR	Lower memory address
A	
В	
Е	
F	
DP	
X	
Y	
U or S	
PC	higher memory address

Push / pull post-byte (12-bit bytes)

11	10	9	8	7	6	5	4	3	2	1	0
۲	?	F	Е	PC	U or S	Y	X	DP	В	A	CCR

## Flags Affected:

none unless CCR is pulled

M	D	Е	F	Η	I	N	Z	V	C

# PULU – Pull from User Stack

## **Description**

This instruction is used to load registers from the user stack.

**Instruction Format: INH** 

23	12	11	0
Post-l	oyte	03	7h

Registers are pulled from lower memory addresses to higher memory addresses as in the order outlined below.

CCR	Lower memory address
A	
В	
Е	
F	
DP	
X	
Y	
U or S	
PC	higher memory address

Push / pull post-byte (12-bit bytes)

11	10	9	8	7	6	5	4	3	2	1	0
~	~	F	Е	PC	U or S	Y	X	DP	В	A	CCR

## Flags Affected:

none unless CCR is pulled

M	D	Е	F	Η	I	N	Z	V	C

# **ROL – Rotate Left Memory**

## **Description**

Memory is read, bits are shifted to the left by one bit, then the result is written back to memory. The most significant bit is captured in the carry result flag. The original carry bit is shifted into the least significant memory bit.

**Instruction Format: DP** 

23	12	11	0
Offse	t12	00	9h


**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx	12	06	59h

**Instruction Format: EXT** 

35	24	23	12	11	0
Address l	Lo	Add	ress Hi	07	79h

**Operation:** 



### Flags Affected:

**H** setting is undefined

N set equal to bit 11 of the result

Z set if result value is zero, otherwise cleared

V set to the exclusive or of bits 10 and 11

C set to the original value of bit 11


E	F	Η	I	N	Z	V	C
		?		<b>1</b>	<b>\( \)</b>	<b>1</b>	<b>1</b>

# **ROLA – Rotate Left Accumulator A**


### **Description**

Bits in the accumulator A are shifted once to the left. The most significant bit is shifted into the carry and carry shifted into the least significant bit.

#### **Instruction Format: INH**



### **Operation:**



### Flags Affected:

H setting is undefined

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set to the exclusive or of accumulator bits 10 and 11


Е	F	Η	I	N	Z	V	C
		?		<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>

# **ROLB – Rotate Left Accumulator B**


### **Description**

Bits in the accumulator B are shifted once to the left. The most significant bit is shifted into the carry and carry shifted into the least significant bit.

### **Instruction Format: INH**



### **Operation:**



### Flags Affected:

H setting is undefined

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set to the exclusive or of accumulator bits 10 and 11

E	F	Η	I	N	$\mathbf{Z}$	V	C
		?		<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>

# **ROLD – Rotate Left Accumulator D**

## **Description**

• This instruction is available only if 6309 instruction support is configured.

**Instruction Format: INH** 

### Flags Affected:

N set equal to bit 23 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set to the exclusive or of accumulator bits 22 and 23

E	F	Н	I	N	Z	V	C
				<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>

# **ROR – Rotate Right Memory**

## **Description**

Memory is read, bits are shifted to the right by one bit, then the result is written back to memory. The least significant bit is captured in the carry result flag. The original carry bit is shifted into the most significant memory bit.

**Instruction Format: DP** 

23	12	11	0
Offset	t12	00	6h


**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx	12	06	66h

**Instruction Format: EXT** 

35	24	23	12	11	0
Address	s Lo	Add	ress Hi	0′	76h

### **Operation:**



### Flags Affected:

N set equal to bit 11 of the result

Z set if result value is zero, otherwise cleared

V set to the exclusive or of bits 10 and 11

**C** set to the original value of bit 0


Е	F	Η	I	N	Z	V	C
				1	1	1	1

# **RORA – Rotate Right Accumulator A**

### **Description**

Bits in the accumulator A are shifted once to the right. The least significant bit is shifted into the carry and carry shifted into the most significant bit.

#### **Instruction Format: INH**



### **Operation:**



### Flags Affected:

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set to the exclusive or of accumulator bits 10 and 11


E	F	Н	I	N	Z	V	C
				<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>

# **RORB – Rotate Right Accumulator B**

## **Description**

Bits in the accumulator B are shifted once to the right. The least significant bit is shifted into the carry and carry shifted into the most significant bit.

#### **Instruction Format: INH**



### **Operation:**



### Flags Affected:

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set to the exclusive or of accumulator bits 10 and 11


E	F	Н	I	N	Z	V	C
				<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>

# **RORD – Rotate Right Accumulator D**

### **Description**

• This instruction is available only if 6309 instruction support is configured.

**Instruction Format: INH** 



### Flags Affected:

N set equal to bit 23 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set to the exclusive or of accumulator bits 22 and 23

C set if there is a carry out of bit 0, otherwise cleared

E	F	Η	I	N	Z	V	C
				<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>

# RTF - Return From Far Subroutine

### **Description**

RTF returns from a far subroutine by loading the program bank and program counter from stack. Note that often the program counter may be pulled from the stack at the same time as other registers using the PULS instruction.

**Instruction Format: INH** 

#### **Operation:**

E	F	Η	I	N	Z	V	C

# **RTI – Return From Interrupt**

### **Description**

RTI restores the state of the machine from the stack and is used at the end of an interrupt processing routine to return to the interrupted code.

If 6309 instruction support is enabled and the entire machine state was stacked, then the E, F registers will be restored from the stack.

Registers are restored from lower to higher memory addresses as outlined in the table below.

CCR	0	Lower memory address
A	1	
В	2	
E	3	
F	4	
DP	5	
X	7	
Y	9	
U or S	11	
PC Bank	13	higher memory address
PC	14	

**Instruction Format: INH** 

**Operation:** 


M	D	E	F	Η	I	N	$\mathbf{Z}$	V	C

# **RTS – Return From Subroutine**

## **Description**

RTS returns from a subroutine by loading the program counter from stack. Note that often the program counter may be pulled from the stack at the same time as other registers using the PULS instruction.

**Instruction Format: INH** 



**Operation:** 

M	D	E	F	Н	I	N	Z	V	C

# SBCA – Subtract with Carry from Accumulator A

### **Description**

The source operand is subtracted from accumulator A including a carry. If the decimal mode flag bit is set in the condition code register then the operands are treated as BCD numbers and the result is a BCD result. Otherwise, the operands are treated as signed twos complement numbers.

**Instruction Format: IMM** 

23 12 11 0 Immed12 082h

**Instruction Format: DP** 

23 12 11 0 Offset12 092h

**Instruction Format: NDX** 

 23
 12
 11
 0

 As needed
 Ndx12
 0A2h

**Instruction Format: EXT** 

35 24 23 12 11 0 Address Lo Address Hi 0B2h

#### Flags Affected:

**H** set if there is a carry out of bit 4, otherwise cleared

N set equal to bit 11 of the accumulator

**Z** set if accumulator value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

Е	F	Η	I	N	Z	V	C
		<b></b>		<b>1</b>	<b>1</b>	<b>1</b>	$\uparrow$

# SBCB – Subtract with Carry from Accumulator B

### **Description**

The source operand is subtracted from accumulator B including a carry. If the decimal mode flag bit is set in the condition code register then the operands are treated as BCD numbers and the result is a BCD result. Otherwise, the operands are treated as signed twos complement numbers.

**Instruction Format: IMM** 

23 12 11 0 Immed12 0C2h

**Instruction Format: DP** 

23 12 11 0 Offset12 0D2h

**Instruction Format: NDX** 

23 12 11 0
As needed Ndx12 0E2h

**Instruction Format: EXT** 

35 24 23 12 11 0 Address Lo Address Hi 0F2h

#### Flags Affected:

**H** set if there is a carry out of bit 4, otherwise cleared

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

E	F	Η	I	N	Z	V	C
		<b></b>		<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>

# SBCD – Subtract with Carry from Accumulator D

### **Description**

The source operand is subtracted from accumulator D including a carry. If the decimal mode flag bit is set in the condition code register then the operands are treated as BCD numbers and the result is a BCD result. Otherwise, the operands are treated as signed twos complement numbers.

\*This instruction is available only if 6309 instruction supported is configured.

**Instruction Format: IMM** 

35 24 23 12 11 0 Immed Lo Immed Hi 182h

**Instruction Format: DP** 

23 12 11 0 Offset12 192h

**Instruction Format: NDX** 

 23
 12
 11
 0

 As needed
 Ndx12
 1A2h

**Instruction Format: EXT** 

35 24 23 12 11 0 Address Lo Address Hi 1B2h

Flags Affected:

N set equal to bit 23 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

E	F	Н	I	N	Z	V	C
				<b>1</b>	<b>1</b>	<b>1</b>	<b>\$</b>

# SEX – Sign Extend

## **Description**

Sign-extend the value from accumulator B into accumulator A.

**Instruction Format: INH** 

11 0 01Dh

**Operation:** 

## Flags Affected:

N set equal to bit 11 of the accumulator B


Z set if accumulator value is zero, otherwise cleared

E	F	Η	I	N	Z	V	C
				<b>1</b>			

# STA - Store Accumulator A

## **Description**

**Instruction Format: DP** 



**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx	12	0A	.7h

**Instruction Format: EXT** 

35	24	23	12	11	0
Addre	ss Lo	Add	ress Hi	OF	37h

## Flags Affected:

N set equal to bit 11 of the accumulator


Z set if accumulator value is zero, otherwise cleared

E	F	Η	I	N	$\mathbf{Z}$	V	C
				<b>1</b>	<b>1</b>	0	

## STB - Store Accumulator B

### **Description**

**Instruction Format: DP** 



**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx	12	0E	7h

**Instruction Format: EXT** 

35	24	23	12	11	0
Address	Lo	Addr	ess Hi	OF	7h

### Flags Affected:

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared


V always cleared

E	F	Η	I	N	Z	V	C
				<b>1</b>	<b>1</b>	0	

## STD - Store Accumulator D

### **Description**


**Instruction Format: DP** 



**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndz	x12	0E	Dh

**Instruction Format: EXT** 



#### Flags Affected:

N set equal to bit 23 of the accumulator


Z set if accumulator value is zero, otherwise cleared

E	F	Η	I	N	Z	V	C
				<b>1</b>	<b>1</b>	0	

## STS – Store Stack Pointer

### **Description**

**Instruction Format: DP** 



**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx	:12	1E	Fh

**Instruction Format: EXT** 

35	24	23	12	11	0
Addres	s Lo	Addr	ess Hi	1F	FFh

### Flags Affected:

N set equal to bit 23 of the stack pointer

Z set if accumulator value is zero, otherwise cleared


V always cleared

E	F	Η	I	N	$\mathbf{Z}$	V	C
				<b>1</b>	<b>1</b>	0	

## STU - Store User Stack Pointer

### **Description**

**Instruction Format: DP** 



**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx1	2	0E	Fh

**Instruction Format: EXT** 

35	24	23	12	11	0
Addres	s Lo	Addr	ess Hi	OI	FFh

### Flags Affected:

N set equal to bit 23 of the stack pointer


Z set if accumulator value is zero, otherwise cleared

Е	F	Η	I	N	Z	V	C
				<b>1</b>	<b>1</b>	0	

# STX – Store X Register

### **Description**

**Instruction Format: DP** 



**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx	12	0A	Fh

**Instruction Format: EXT** 

35	24	23	12	11	0
Addre	ss Lo	Addı	ess Hi	0E	BFh

### Flags Affected:

**N** set equal to bit 23 of the X register

Z set if accumulator value is zero, otherwise cleared


V always cleared

E	F	Η	I	N	$\mathbf{Z}$	V	C
				<b>1</b>	<b>1</b>	0	

# STY – Store Y Register

### **Description**

**Instruction Format: DP** 



**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx1	2	1A	Fh

**Instruction Format: EXT** 

35	24	23	12	11	0
Addres	s Lo	Addr	ess Hi	1 E	3Fh

### Flags Affected:

**N** set equal to bit 23 of the Y register

Z set if accumulator value is zero, otherwise cleared

E	F	Η	I	N	Z	V	C
				<b>1</b>	<b>1</b>	0	

## SUBA - Subtract from Accumulator A

### **Description**

The source operand is subtracted from accumulator A. Carry is not included in the subtraction but is still generated as a result flag. If the decimal mode flag bit is set in the condition code register then the operands are treated as BCD numbers and the result is a BCD result. Otherwise, the operands are treated as signed twos complement numbers.

**Instruction Format: IMM** 

23 12 11 0 Immed12 080h

**Instruction Format: DP** 

23 12 11 0 Offset12 090h

**Instruction Format: NDX** 

**Instruction Format: EXT** 

35 24 23 12 11 0 Address Lo Address Hi 0B0h

#### Flags Affected:

**H** set if there is a carry out of bit 4, otherwise cleared

N set equal to bit 11 of the accumulator

**Z** set if accumulator value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

Е	F	Η	I	N	Z	V	C
		<b>1</b>		<b>1</b>	<b>1</b>	1	<b>1</b>

## SUBB - Subtract from Accumulator B

#### **Description**

The source operand is subtracted from accumulator B. Carry is not included in the subtraction but is still generated as a result flag. If the decimal mode flag bit is set in the condition code register then the operands are treated as BCD numbers and the result is a BCD result. Otherwise, the operands are treated as signed twos complement numbers.

**Instruction Format: IMM** 

23 12 11 0 Immed12 0C0h

**Instruction Format: DP** 

23 12 11 0 Offset12 0D0h

**Instruction Format: NDX** 

23 12 11 0
As needed Ndx12 0E0h

**Instruction Format: EXT** 

35 24 23 12 11 0 Address Lo Address Hi 0F0h

#### Flags Affected:

H set if there is a carry out of bit 4, otherwise cleared

N set equal to bit 11 of the accumulator

**Z** set if accumulator value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

Е	F	Η	I	N	Z	V	C
		<b>1</b>		<b>1</b>	<b>1</b>	1	<b>1</b>

## SUBD - Subtract from Accumulator D

### **Description**

The source operand is subtracted from accumulator D. Carry is not included in the subtraction but is still generated as a result flag. If the decimal mode flag bit is set in the condition code register then the operands are treated as BCD numbers and the result is a BCD result. Otherwise, the operands are treated as signed twos complement numbers.


**Instruction Format: IMM** 

35 24 23 12 11 0 Immed24 083h

**Instruction Format: DP** 

23 12 11 0 Offset12 093h

**Instruction Format: NDX** 



**Instruction Format: EXT** 

35 24 23 12 11 0 Address Lo Address Hi 0B3h

Flags Affected:

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

V set if overflow occurred, otherwise cleared

Е	F	Η	I	N	Z	V	C
				<b>1</b>	<b>1</b>	<b>1</b>	$\uparrow$

# **SWI** – **Software Interrupt**

## **Description**

SWI stores the entire state of the machine onto the stack then vectors to the SWI processing routine. Interrupts are masked by the SWI instruction. Decimal mode is cleared.

If 6309 instruction support is enabled and the entire machine state was stacked, then the E, F registers will be restored from the stack.

Registers are restored from lower to higher memory addresses as outlined in the table below.

CCR	1	Lower memory address
A	1	
В	1	
Е	1	
F	1	
DP	1 or 2	
X	2	
Y	2	
U or S	2	
PC	3	higher memory address

**Instruction Format: INH** 

### **Operation:**

M	D	Е	F	Η	I	N	$\mathbf{Z}$	V	C
1	0		1		1				

# **SWI2 – Software Interrupt**

## **Description**

SWI stores the entire state of the machine onto the stack then vectors to the SWI2 processing routine. Decimal mode is cleared.

If 6309 instruction support is enabled and the entire machine state was stacked, then the E, F registers will be stored to the stack.

Registers are stored from lower to higher memory addresses as outlined in the table below.

CCR	Lower memory address
A	
В	
Е	
F	
DP	
X	
Y	
U or S	
PC	higher memory address

**Instruction Format: INH** 



### **Operation:**

### Flags Affected:

**D:** decimal mode is cleared

M	D	Е	F	Н	I	N	Z	V	C
	0								

# **SWI3 – Software Interrupt**

## **Description**


SWI stores the entire state of the machine onto the stack then vectors to the SWI3 processing routine. Decimal mode is cleared.

If 6309 instruction support is enabled and the entire machine state was stacked, then the E, F registers will be store to the stack.

Registers are stored from lower to higher memory addresses as outlined in the table below.

CCR	Lower memory address
A	
В	
Е	
F	
DP	
X	
Y	
U or S	
PC	higher memory address

**Instruction Format: INH** 



### **Operation:**

### Flags Affected:

**D:** decimal mode is cleared


M	D	Е	F	Н	I	N	Z	V	C
	0								

# SYNC - Halt and Wait for Interrupt

### **Description**

SYNC activates the address and data bus tristate controls while waiting for an interrupt.

**Instruction Format: INH** 



**Operation:** 

Flags Affected:

E	F	Η	I	N	Z	V	C

# TIM – Bitwise Test Immediate to Memory

### **Description**

This instruction performs a bitwise 'and' operation between a value from memory and an immediate constant. The result is discarded but condition code flags are updated with the result status.

• This instruction is available only if 6309 instruction support is configured.

**Instruction Format: DP** 

35	24	23	12	11	0	
Offse	Offset12		ned12	00Bh		

**Instruction Format: NDX** 

	35	24	23	12	11	0
As needed	Nd	x12	Imm	ed12	06	Bh

**Instruction Format: EXT** 

47	36	35	24	23	12	11	0
Address	Lo	Addr	ess Hi	Imn	ned12	07	Bh

### Flags Affected:

N set equal to bit 11 of the result

Z set if result value is zero, otherwise cleared

M	D	Е	F	Η	I	N	Z	V	C
						<b>1</b>	1	0	

# TFR – Transfer Registers

### **Description**

Transfer register to register.

If a 24-bit register is transferred to a twelve-bit one the twelve-bit register is set to the lower order 12-bits of the 24-bit register.

If accumulator A or B is transferred to a 24-bit register, the most significant 12-bits of the destination are set to \$FFF, while the low order byte of the destination is set to the value of the accumulator register.

For other twelve-bit registers (CC or DP) the twelve-bit register value is copied to both the upper and lower bytes of the 24-bit register.

Transfers involving the PC use only the two low order bytes of the PC.

Transfer Type	Register	
24 to 12	Any	Low order 12-bits from source copied to destination
12 to 24	A, B, E, or F	Lower order 12-bits set to accumulator, high order bits set to \$FFF
12 to 24	CCR, DP	Source copied to both high and low order bytes of destination.

#### **Instruction Format: INH**

23 20	19 16	15 12	11	0
~	r0	r1	01Fh	

r0/r1		r0/r1	
0	0 D 8		A
1	X	9	В
2	Y	10	CC
3	U	11	DP
4	S	12	0
5	PC	13	0
6	W	14	Е
7	resv	15	F

### Flags Affected:

No flags are affected unless the transfer is into the CCR register.


E	F	Н	1	N	$\mathbf{Z}$	V	C

# TST – Test Memory

## **Description**

Memory is tested against the value zero.

**Instruction Format: DP** 



**Instruction Format: NDX** 

	23	12	11	0
As needed	Ndx12	)	06I	Oh

**Instruction Format: EXT** 

_	35	24	23	12	11	0
	Address	Lo	Addı	ess Hi	07	Dh

**Operation:** 

### Flags Affected:

N set equal to bit 11 of memory

**Z** set if value is zero, otherwise cleared


E	F	Н	I	N	Z	V	C
				<b>1</b>	<b>1</b>	0	

# TSTA – Test Accumulator A

### **Description**

Accumulator A is tested against the value zero.

**Instruction Format: INH** 



### **Operation:**

### Flags Affected:

N set equal to bit 11 of the accumulator

**Z** set if accumulator value is zero, otherwise cleared

V cleared

E	F	Η	I	N	Z	V	C
				<b>1</b>	<b>1</b>	0	

# TSTB - Test Accumulator B

### **Description**

Accumulator B is tested against the value zero.

**Instruction Format: INH** 

### **Operation:**

### Flags Affected:

N set equal to bit 11 of the accumulator

Z set if accumulator value is zero, otherwise cleared

Ε	F	Η	I	N	$\mathbf{Z}$	V	C
				<b>1</b>	<b>1</b>	0	

# TSTD – Test Accumulator D

## **Description**

Accumulator D is tested against the value zero.

\*This instruction is available only if 6309 instruction supported is configured.

**Instruction Format: INH** 

### **Operation:**

$$accd = -accd$$

### Flags Affected:

N set equal to bit 23 of the accumulator

Z set if accumulator value is zero, otherwise cleared

E	F	Η	I	N	Z	V	C
				<b>1</b>	<b>1</b>	0	

## TSTE – Test Accumulator E

### **Description**

Accumulator E is tested against the value zero.

\*This instruction is available only if 6309 instruction supported is configured.

**Instruction Format: INH** 

**Operation:** 

Flags Affected:

N set equal to bit 11 of the accumulator

**Z** set if accumulator value is zero, otherwise cleared

V cleared

E	F	Н	I	N	Z	V	C
				<b>1</b>	<b>1</b>	0	

# TSTF - Test Accumulator F

### **Description**

Accumulator F is tested against the value zero.

\*This instruction is available only if 6309 instruction supported is configured.

**Instruction Format: INH** 

**Operation:** 

Flags Affected:

N set equal to bit 11 of the accumulator

**Z** set if accumulator value is zero, otherwise cleared

Е	F	Η	I	N	Z	V	C
				<b>1</b>	<b>1</b>	0	

# TSTW – Test Accumulator W

## **Description**

Accumulator W is tested against the value zero.

\*This instruction is available only if 6309 instruction supported is configured.

**Instruction Format: INH** 

## **Operation:**

## Flags Affected:

N set equal to bit 23 of the accumulator

Z set if accumulator value is zero, otherwise cleared

Е	F	Η	I	N	Z	V	C
				<b>1</b>	<b>1</b>	0	