

5) Compilers – Backend	3) Assembly Pseudocode	7.1) Register Usage	9) Ontimization	4) Live Out: If the temporary is live / used in any nodes	M8) Finding all the dominators of a node
5.1) Backus Naur Form	DD / MINUS / MUL / DIV:	1) Sethi Ullman Weights	High level optimizations use high-level info encoded	afterwards: $LiveOut(n) = LiveIn(s) $	Natural Loop: The Natural Loop of a back edge (n, h) is the set of nodes S such that:
A CFG specifying the syntactic structure of a language	T := store[SP]; SP := SP + 4	Given an expression E1 op E2 always evaluate	in the program: (types, functarialysis), e.g.: runction		1) All nodes x ∈ S are dominated by h
A CFG is a set of Productions , associated with a set of	T := store[SP] [+=*/] T	the subexpression that uses most registers 1st.	Inlining.	"Do we need to keep the temporary alive after this node?"	 For all nodes x ∈ S (except h), there is a path from x → n that does not contain h. This
tokens (terminals), non-terminals (rule) & start symbol Each production is of the form:	store[SP] := T PUSHIMM:	I) If E1 evaluated first, registers needed is max(E1, E2 + 1)	Low level optimizations use low-level info (instruct-		represents a loop, with the header node h. Multiple Loops can share the same header. But this is not obvious from the CFG.
non-terminal → String of terminals & non terminals	SP := SP-4; store[SP] := operand(IR)	2) If E2 evaluated first, registers needed is	ion types, the ISA, the order of instructions in the IR, etc) to optimise the output. e.g: Instruction Scheduling.	current node defines that temporary:	If we have a natural loop in another, then this is a nested loop.
	PUSHABS:	max(E1 + 1, E2)	8.1) Peephole Optimization	LiveIn(n) = uses(n) ∪ (LiveOut(n) - defines(n))	Control Tree
symbol into a string of terminals & non terminals	T := store[operand(IR)]	This is nicely encoded by the weight function	Scan through the assembly in order, looking for obvious	Examples: b is liveout from live 1, as used by line 10. b	We can construct a tree to show which loops are nested, what the headers and final nodes in
2) Terminals: Symbols that can't be further expanded	SP := SP - 4; store[SP] := T	weight:: Exp -> Int	cases to optimise.	is live from 2, as its used on the path following 8. b is	each loop are. We then group our nodes with the closest endosing circle they're and draw the
(tokens genned from Lex. Analysis) 3) Non-Terminal: Symbols that can be expanded	POP: T := store[SP]; SP := SP + 4	weight (Const) = 1 weight (Ident) = 1	Can catch some of the worst cases (e.g store followed by lead of the same leastion)	overwriting our old b (so it's GONE). The new b we use	control tree (children of a node are the nodes in circles within that circle node group
further – outlined in a Production.	store[operand(IR)] := T	weight (Unop Minus e) = weight e	by load of the same location). 2) Very easy to implement (at smallest just consider two		The Conditions for Hoisting are: $start = \{A\}$ $nodes = \{F, G, K, L\}$
3) Parse Trees show how a string is derived from the		weight (Unop e) = error "only takes unary"	adjacent instructions).	The whole point is we define a set for each node,	1. All reaching definitions used by
start symbol.	T := store[SP]; SP := SP + 4	weight (BinOp Plus (Const) e) = weight e	Phase ordering problem in what order should the	LiveIn(n) (temporaries alive immediately before n) and	d occur outside the Loop:
5.1.1) Associativity Associativity can be enforced by	T := store[SP] - T	weight (BinOp Times (Const) e) = weight e	optimisations be applied to get the best result?	LiveOut(n) (temporaries alive immediately after n).	Use reaching definition analysis for this. $start = \{B_h\}$ $start = \{E_h\}$ $nodes = \{C_n, D_n\}$ $nodes = \{J_n\}$
using left or right recursive productions: term → const ident Define a base term.	store[SP] = T=0 ? 1 : 0 JTRUE / JFALSE:	weight (BinOp e (Const)) = weight e	8.2) Lowering Representation	Iterative code for Live Ranges	2. Loop invariant node must dominate all loop exits
term → const ident Define a base term. expr → expr - term Left associative	T := store[SP]; SP := SP + 4	Use maximum of either weight (BinOp e1 e2) = min e1_fe2_f	Taking high-level features and converting them into lower- level representations. For example taking arrays and	LiveIn(node) = {}; LiveOut(node) = {}	
expr → term - expr Right associative	PC := T=1 / 0 ? operand(IR) : PC	where	converting them into pointer arithmetic/address	}	Use dominators analysis 3. There can only be one definition $start = \{H_k\}$ $nodes = \{I_n\}$
	Translate Functions for Exp and Stat	$e1_f = max (weight e1) (weight e2 + 1)$	calculation. When lowering you loose high-level	repeat {	Count the definitions.
	transExp::Exp →[Instruction]	$e2_f = max (weight e2) (weight e1 + 1)$	information (e.g that values are part of an array), but can		4. t cannot be liveout from the loop's pre-header
To enforce precedence, we can consider levels. We factor those of highest precedence to the lowest level.	transExp(BinOp op e1 e2) = transExp e1 ++ transExp e2 ++ [case op of	This doesn't work for divide or subtraction – as they can't be reordered, instead we use register	optimise the lower level representation (optimise address		Use live range analysis. Process of hosting loop-invariant instructions out of a loop is: $H_h = G$
exp → exp + term exp - term term	Plus → Add	targeting.	calculations). We usually start with high level IRs, analyse, optimize, then move to lower IRs, optimizing based on the		Process of hoisting loop-invariant instructions out of a loop is: 1. Compute dominance sets for each node. 2. Use services a set for ideatify and the loop and the inhead are
term → term * factor term / factor	Minus → Sub	2) Register Targetting	info we have on each level.	} until LiveIn and LiveOut do not change	Compute dominance sets for each node. Use dominance sets to identify natural loop and their headers. Compute the machine sets for pades.
factor → const ident	Times → Mul	We give transExp a list of all the registers that are free	8.3) Other Optimizations	To improve this method, to update the nodes from last	
To prove something is a member of our grammar we	Divide → Div]	and by convention we want the result of the operation to		→ first (as data propagates from back to front – as we	Use relevant reaching definitions to identify loop-invariant code.
	transExp(Unop Minus e)	be stored into the first register in the list:	decreases by a (loop invariant) constant on each iteration.		5. Attempt the loop invariant code to a pre-header. 6. Check that the compating of the program are not altered.
5.1.3) Production Choice We may have a grammar where we cannot determine	= transExp e ++ [PushImm (-1), Mul] transExp(Unop) = error "(transExp)	transExp :: Exp -> [Register]->[Instruction] transExp (Const n) (dst:rst)=[LoadImm dst n]	Strength Reduction – an optimization where we calculate induction variables by breaking it down into a	9) Loop Invariant Code Motion An instruction is loop-invariant if its operands are only	6. Check that the semantics of the program are not altered. 9.3) Static Single Assignment (SSA)
which production for a non-terminal token to use based	Only '-' unary operator supported"	transExp (Ident x) (dst:rst) = [Load dst x]	single addition rather than a compound expr which might		An IR which avoids side conditions by only allowing a single assignment to $a_1 = \dots$ $a_2 = \dots$
on the first symbol.	transExp(Ident id) = [PushAbs id]	The other cases are standard. Binop case:	have multiplication - which is expensive. (in general,	is loop-invariant (same for every iteration) and hence it	each immutable temporary. Each Reassignment of a variable is
	transExp(Const n) = [PushImm n]	transExp :: Exp -> [Register]->[Instruction]		may be possible to move instruction outside the loop.	renamed, this splits all live ranges. Each variable has only one reaching
stat - 'loop' statlist 'while' expr	transState Stat AlInstruction1	transExp (Const n) (dst:rst)=[LoadImm dst n] transExp (Ident x) (dst:rst) = [Load dst x]	3) Control variable selection – replace loop control	9.1) Finding Reaching Definitions (Forward DFA)	definition. The phi function is used for branching. A phi statement $\phi(a1,a2)$ $t = \varphi(a_1,a_2)$
stat → 'loop' statlist 'forever' When we have token 'loop' we cannot determine which	transStat::Stat →[Instruction] transStat(Assign id exp) = transExp exp ++	transExp (Ident x) (dst:rst) = [Load dst x] transExp (BinOp op e1 e2) [dst] =	variable (as in the i in "for i in range") with an induction variable in our loops instead, and then rework the bounds	Formally we attempt to find definition nodes of the form:	means either a1 or a2 could be used. Once in SSA form, we can reassess the requirements for hoisting: $x = t$
production to use. Methods to deal with this:	[Pop id]	transExp e2 [dst] ++ [Push dst] ++	check to work with the values of this induction variable (so	$d: t_d := (\underbrace{u_1 \bullet u_2}_{C} \mid \underbrace{u_1}_{C} \mid \underbrace{c}_{C})$	All reaching definitions used by d occur outside the loop (Same as prior to SSA). Use reaching
	transStat(Seq s1 s2) =	transExp e1 [dst]++[transOpStack op dst]	we have less increments / variables).	Where t _d is the destination, and u _i is for temporary	definitions analysis for this.
Delay creating this tree (from stat) until it is known	transStat s1 ++ transStat s2	transExp (BinOp op e1 e2) (dst:nxt:rst)	4) Dead Code Elimination Code that does not produce		Loop invariant node must dominate all loop exits No longer an issue.
	transStat(ForLoop x e1 e2 body) = transExp e1 ++ [Pop x] ++ [Define "loop"]	weight e1 > weight e2 = transExp e1 (dst:nxt:rst) ++	a used result can be eliminated. many other optimisations		There can only be one definition of t guaranteed by SSA form.
the statlist inside while doing so. 2) Modify the grammar	++ transExp e2 ++ [CompEq:JTrue "break"]	transExp e2 (nxt:rst) ++	result in dead code (e.g inlining a function where not all the function's returned values or optional arguments are	Reaching definitions: A definition d reaches p if there is a path d-by where d isn't killed	t cannot be liveout from the loop's pre-header Cannot occur with SSA due to single assignment
	++ transStat body ++ [PushImm 1, Add, Pop	[transOp op dst nxt]	used.)	Gen(n) = $\{n\}$ = set of defs generated by the node	assignment. Extras
stat → 1oop' statlist loopstat	x, Jump "loop", Define "break"]	otherwise =	8.4) Data Flow Analysis for Live Ranges	Kill(n) = Set of all def of t except for n	1) We should remember to semantic check all the things we use in check() if they're semantic
loopstat → 'until' expr		transExp e2 (next:dest:rest) ++	Live Range - the range of instructions for which a	ReachIn(n) = Set of definitions reaching up to n	attributes / ASTNodes. match() is used for terminal tokens. Otherwise we want something like Expression() or Statement() which represent a parse of that AST Node.
	7) Improving our Assembly 1) Using Immediate Instructions	transExp e1 (dest:rest) ++ [transOp op dest next]		ReachOut(n) = Set of definitions reaching after n	2) A Grammar is LR(1) or LR(0) or LALR(1), etc if it's valid – e.g: there are no shift-reduce or
loopstat → 'forever' However there are more difficult problems, which can be		This works well, as the expression size accommodated	at a definition, and ends when either the variable is used, or immediately if the value is never used. Like with Graph	$ReachIn(n) \triangleq \bigcup_{p \in Pred(n)} ReachOut(p)$	reduce-reduce conflicts.
	imull \$3, %eax	by N registers, is 2 ⁿ .	Colouring we have a similar process:	$ReachOut(n) \triangleq Gen(n) \cup (ReachIn(n) \setminus Kill(n))$	3) Symbol Tables in more Depth
Top down parsing is done by Rec. Desc. Parsers, which	addl \$4, eax	7.2) Register Allocation for Function Calls		Informal Algorithm	Code: ST_{TOP} ST_A ST_{GALC}
can't deal with left recursion.	Rather than moving into registers first and then doing	Need to know where parameters are when passed.	 Generate code using temporaries T0 instead of regs. For each temporary T_{ir} find T_i's live range – set of 	Informal Algorithm Initialise ReachIn(n) and ReachOut(n) to { }	package A
can't deal with left recursion. Bottom-up Parsing	Rather than moving into registers first and then doing work.	Need to know where parameters are when passed. $(f(x) + 1) + (1 * (a + j))$ Which side of the $+$ should be	 Generate code using temporaries T0 instead of regs. For each temporary T_i, find T_i's live range – set of instructions for which T_i must reside in a register. 	Informal Algorithm Initialise ReachIn(n) and ReachOut(n) to { } Iterate, updating ReachIn(n) and ReachOut(n) using	package A class Address { } utring → Address → Age →
can't deal with left recursion. Bottom-up Parsing The grammar's productions are used right → left.	Rather than moving into registers first and then doing work. We simply add new AddImm, SubImm, etc data types.	Need to know where parameters are when passed. $(f(x) + 1) + (1 * (a + j))$ Which side of the + should be evaluated first depends on the context (e.g registers	Generate code using temporaries T0 instead of regs. For each temporary T _i , find T _i 's live range – set of instructions for which T _i must reside in a register: If liveRange(T _i) intersects liveRange(T _j) then they must	Informal Algorithm Initialise Reach(n) and ReachOut(n) to { } Iterate, updating ReachIn(n) and ReachOut(n) using definitions above, until convergence.	package A class Address { }
can't deal with left recursion. Bottom-up Parsing The grammar's productions are used right → left. Input is compared against the right hand side to	Rather than moving into registers first and then doing work. We simply add new AddImm, SubImm, etc data types. The translateFunctions for these are very simple.	Need to know where parameters are when passed. $(f(x) + 1) + (1 * (a + j))$ Which side of the $+$ should be	Generate code using temporaries T0 instead of regs. For each temporary T ₁ , find T ₁ 's live range – set of instructions for which T ₁ must reside in a register. If liveRange(T ₁) intersects liveRange(T ₁), then they must be allocated to different registers – they interfere.	Informal Algorithm Initialise ReachIn(n) and ReachOut(n) to { } Iterate, updating ReachIn(n) and ReachOut(n) using definitions above, until convergence. At each step, the sets increase in size	package A class Address { } int Age; double Calc(int Age, string Name,
can't deal with left recursion. Bottom-up Parsing The grammar's productions are used right → left. Input is compared against the right hand side to produce a non-terminal on the left. Parsing is complete when the whole input is replaced by	Rather than moving into registers first and then doing work. We simply add new AddImm, SubImm, etc data types. The translatefunctions for these are very simple. 2) Dealing with Bounded Numbers of Registers 1) Accumulator machines have I register. We store	Need to know where parameters are when passed. (f(x)+1)+(1*(a+j)) Which side of the + should be evaluated first depends on the context (e.g. registers that need to be saved at the call site, and registers used by the callee, calling convention). 7.2.1) Infeasible Control Path Problem	1. Generate code using temporaries T0 instead of regs. 2. For each temporary T, find TS, live range – set of instructions for which T, must reside in a register. 3. If liveRange(Ti) intersects liveRange(Tj) then they must be allocated to different registers – they interfere. 4. Assemble the Register Inference Graph (RIG). 5. Colour the RIG. If successful replace temporaries with	Informal Algorithm Initialise ReachIn(n) and ReachOut(n) to { } Iterate, updating ReachIn(n) and ReachOut(n) using definitions above, until convergence. At each step, the sets increase in size From our reaching definitions, we can reduce each set to the relevant reaching definitions, by considering	package A class Address { } int Age; double Calc(int Age, string Name, Address Addr →
can't deal with left recursion. Bottom-up Parsing The grammar's productions are used right → left. Input is compared against the right hand side to produce a non-terminal on the left. Parsing is complete when the whole input is replaced by the start symbol. Bottom up parsers are difficult to	Rather than moving into registers first and then doing work. We simply add new AddImm, SubImm, etc data types. The translateFunctions for these are very simple. 2) Dealing with Bounded Numbers of Registers 1) Accumulator machines have 1 register. We store the accumulated value in there.	Need to know where parameters are when passed. ($f(x) + 1$) + ($1 * (a + j)$) Which side of the $+$ should be evaluated first depends on the context (e.g. registers that need to be saved at the call site, and registers used by the callee, calling convention). 7.2.1) Infessible Control Path Problem Control Flow Graphs capture control flow inside functions	 Generate code using temporaries TO instead of regs. For each temporary T., find T/s live range – set of instructions for which T, must reside in a register. If liveRange(T), intersects liveRange(T), then they must be allocated to different registers – they interfere. Assemble the Register Inference Graph (RIG). Colour the RIG. If successful replace temporaries with register and generate code. If Graph can't be recoloured, 	Informal Algorithm Initialise ReachIn(n) and ReachOut(n) to { } Iterate, updating ReachIn(n) and ReachOut(n) using definitions above, until convergence. At each step, the sets increase in size From our reaching definitions, we can reduce each set to the relevant reaching definitions, by considering only the reachins that are actually used by the	package A class Address { } ist
can't deal with left recursion. Bottom-up Parsing The grammar's productions are used right → left. Input is compared against the right hand side to produce a non-terminal on the left. Parsing is complete when the whole input is replaced by the start symbol. Bottom up parsers are difficult to implement, so parser generators are recommended.	Rather than moving into registers first and then doing work. We simply add new AddImm, SubImm, etc data types. The translateFunctions for these are very simple. 2) Dealing with Bounded Numbers of Registers 1) Accumulator machines have 1 register. We store the accumulated value in there. 2) Combine the register and accumulator approach: Use	Need to know where parameters are when passed. ($f(x) + 1$) + ($1 + (a + i)$) Which side of the + should be evaluated first depends on the context (e.g. registers that need to be saved at the call site, and registers used by the callex, calling convention). Z.2.1) Infeasible Control Path Problem Control Row Graphs capture control flow inside functions and methods but not between them. We could have	1. Generate code using temporaries TO., instead of regs. 2. For each temporary T., find T/S live range – set of instructions for which T, must reside in a register. 3. If liveRange(T) intersects liveRange(T), then they must be allocated to different registers – they interfere. 4. Assemble the Register Inference Graph (RIG). 5. Colour the RIG. If successful replace temporaries with register and generate code. If Graph can't be recoloured, then find a temporary to spill, retry. Num colours = regs.	Informal Algorithm Initialise ReachIn(n) and ReachOut(n) to { } Iterate, updating ReachIn(n) and ReachOut(n) using definitions above, until convergence. At each step, the sets increase in size From our reaching definitions, we can reduce each set to the relevant reaching definitions, by considering only the reachins that are actually used by the instruction (for operands)	padcage A class Address { } int Age; double Calc(int Age, string Name, Address Addr) (} 1) Our Top Level Symbol Table is pre-
can't deal with left recursion. Bottom-up Parsing The grammar's productions are used right → left. Input is compared against the right hand side to produce a non-terminal on the left. Parsing is complete when the whole input is replaced by the start symbol. Bottom up parsers are difficult to implement, so parser generators are recommended. 5.2) Visitor Pattern	Rather than moving into registers first and then doing work. We simply add new AddImm, SubImm, etc data types. The translatefunctions for these are very simple. 2) Dealing with Bounded Numbers of Registers 1) Accumulator machines have 1 register. We store the accumulated value in there. 2) Combine the register and accumulator approach: Use registers as normal, and when we run out of registers	Need to know where parameters are when passed. ($f(x) + 1$) + ($1 * (a + j)$) Which side of the + should be evaluated first depends on the context (e.g registers that need to be saved at the call site, and registers used by the callee, calling convention). 7.2.1) Infeasible Control Path Problem Control Flow Graphs capture control flow inside functions and methods but not between them. We could have infeasible paths as follows: (a,b,f invalid, a,d,e,c invalid)	 Generate code using temporaries TO instead of regs. For each temporary T., find T;'s live range – set of instructions for which T, must reside in a register. If liveRange(T) intersects liveRange(T) then they must be allocated to different registers – they interfere. Assemble the Register Inference Graph (RIG). Colour the RIG. If successful replace temporaries with register and generate code. If Graph can't be recoloured, then find a temporary to spill, retry. Num colours = regs. data CFG = ControlFlowGraph (CFGNode) 	Informal Algorithm Initialise ReachIn(n) and ReachOut(n) to { } Iterate, updating ReachIn(n) and ReachOut(n) using definitions above, until convergence. At each step, the sets increase in size From our reaching definitions, we can reduce each set to the relevant reaching definitions, by considering only the reachins that are actually used by the instruction (for operands) Lines of Code Reaching definitions (RDs) Relevant RDs	package A class Address { } ist
can't deal with left recursion. Bottom-up Parsing The grammar's productions are used right → left. Input is compared against the right hand side to produce a non-terminal on the left. Parsing is complete when the whole input is replaced by the start symbol. Bottom up parsers are difficult to implement, so parser generators are recommended. 5.2) Visitor Pattern The visitor pattern is a design pattern that is commonly	Rather than moving into registers first and then doing work. We simply add new AddImm, SubImm, etc data types. The translatefunctions for these are very simple. 2) Dealing with Bounded Numbers of Registers 1) Accumulator machines have 1 register. We store the accumulated value in there. 2) Combine the register and accumulator approach: Use registers as normal, and when we run out of registers	Need to know where parameters are when passed. ($f(x) + 1$) + ($1 + (a + i)$) Which side of the + should be evaluated first depends on the context (e.g. registers that need to be saved at the call site, and registers used by the callex, calling convention). Z.2.1) Infeasible Control Path Problem Control Row Graphs capture control flow inside functions and methods but not between them. We could have	1. Generate code using temporaries TO., instead of regs. 2. For each temporary T., find T./s live range – set of instructions for which T, must reside in a register. 3. If liveRange(T,) intersects liveRange(T,) then they must be allocated to different registers – they interfere . 4. Assemble the Register Inference Graph (RIG). 5. Colour the RIG. If successful replace temporaries with register and penerate code. If Graph can't be recoloured, then find a temporary to spill, retry. Num colours = regs. data GFG = ControlFlowGraph (CFGNode) data CFGNode = Node Id Instruction [Register] [Register] [Id]	Informal Algorithm Initialise ReachIn(n) and ReachOut(n) to { } Iterate, updating ReachIn(n) and ReachOut(n) using definitions above, until convergence. At each step, the sets increase in size From our reaching definitions, we can reduce each set to the relevant reaching definitions, by considering only the reachins that are actually used by the instruction (for operands)	package A class Address { } int Age; double Calc(int Age, string Name, Address Addr) { } 1) Our Top Level Symbol Table is pre- loaded with all the identifier entries for globally visible ident
can't deal with left recursion. Bottom-up Parsing The grammar's productions are used right — left. Input is compared against the right hand side to produce a non-terminal on the left. Parsing is complete when the whole input is replaced by the start symbol. Bottom up parsers are difficult to implement, so parser generators are recommended. 5.2.) Visitor Pattern The visitor pattern is a design pattern that is commonly used in object-oriented programming to separate algorithms from the objects they operate on. The idea	Rather than moving into registers first and then doing work. We simply add new AddImm, SubImm, etc data types. The translateFunctions for these are very simple. 2) Dealing with Bounded Numbers of Registers 1) Accumulator machines have 1 register. We store the accumulator and interes. 2) Combine the register and accumulator approach: Use registers as normal, and when we run out of registers take the Accumulator machine approach. Our only code change from the before is the BinOp case with two expris in transistips and we pass in the register	Need to know where parameters are when passed. $(f(x) + 1) + (1 + (a + j))$ Which side of the $+$ should be evaluated first depends on the context (e.g registers that need to be saved at the call site, and registers used by the callee, calling convention). 7.2.1) Infeasible Control Path Problem Control Flow Graphs capture control flow inside functions and methods but not between them. We could have infeasible paths as follows: (a,b,f invalid, a,d,e,c invalid due to how return works) 7.2.2) Caller and Callee Saving We must enforce a calling convention to ensure	1. Generate code using temporaries TO instead of regs. 2. For each temporary T., find T/s live range – set of instructions for which T, must reside in a register. 3. If liveRange(T), intersects liveRange(T), then they must be allocated to different registers – they interfere. 4. Assemble the Register Inference Graph (RIG). 5. Colour the RIG. if successful replace temporaries with register and generate code. If Graph can't be recoloured, then find a temporary to spill, retry. Num colours = regs. data CFG ControllFlowGraph (CFGVode) data CFG ControllFlowGrap	$\begin{tabular}{l l l l l l l l l l l l l l l l l l l $	package A class Address { } int Age; double Calc(int Age, string Name, Address Addr) { } 1) Our Top Level Symbol Table is pre- caded with all the identifier entries for globally visible ident iffers, e.g.; standard
can't deal with left recursion. Bottom-up Parsing The grammar's productions are used right → left. Input is compared against the right hand side to produce a non-terminal on the left. Parsing is complete when the whole input is replaced by the start symbol. Bottom up parsers are difficult to implement, so parser generators are recommended. 5.21 Visitor Pattern The visitor pattern is a design pattern that is commonly used in object-oriented programming to separate algorithms from the objects they operate on. The idea behind the pattern is to create a separate dass (the	Rather than moving into registers first and then doing work. We simply add new AddImm, SubImm, etc data types. The translateFunctions for these are very simple. 2) Dealing with Bounded Numbers of Registers 1) Accumulator machines have 1 register. We store the accumulated value in there. 2) Combine the register and accumulator approach: Use registers as normal, and when we run out of registers take the Accumulator machine approach. Our only code change from the before is the BinOp case with two exprs in transExp (and we pass in the register we want to store on in transExp).	Need to know where parameters are when passed. $(f(x)+1)+(1\cdot(a+j))$ Which side of the + should be evaluated first depends on the context (e.g. registers that need to be saved at the call site, and registers used by the callex, calling convention). 7.2.1) Infeasible Control Path Problem Control Row Graphs capture control flow inside functions and methods but not between them. We could have infeasible paths as follows: (a,b,f) invalid, a,d,e,c invalid due to how return works) 7.2.2) Caller and Calles Saving We must enforce a calling convention to ensure registers are not clobbered (e.g. non-argument or	1. Generate code using temporaries TD., instead of regs. 2. For each temporary T., find T/s live range – set of instructions for which T, must reside in a register. 3. If liveRange(Ti) intersects liveRange(T), then they must be allocated to different registers – they interfere. 4. Assemble the Register Inference Graph (RIG). 5. Colour the RIG. If successful replace temporaries with register and generate code. If Graph can't be recoloured, then find a temporary to spill, retry. Num colours = regs. data CFG – ControlFlowGraph (CFGNode) data CFGNode - Node If Instruction (Register) [Register] [Id] type Id = Int	Informal Algorithm Initialise ReachIn(n) and ReachOut(n) to { } Iterate, updating ReachIn(n) and ReachOut(n) using definitions above, until convergence. At each step, the sets increase in size From our reaching definitions, we can reduce each set to the relevant reaching definitions, by considering only the reachins that are actually used by the instruction (for operands) Lines of Code Reaching definitions (RDs) Relevant RDs 1. x=1 [package A class Address { } int Age; double Calc(int Age, string Name, Address Addr) { } 1) Our Top Level Symbol Table is pre- loaded with all the identifier entries for globally visible ident filers, e.g.: Standard types, constants, func
can't deal with left recursion. Bottom-up Parsing The grammar's productions are used right → left. Input is compared against the right hand side to produce a non-terminal on the left. Parsing is complete when the whole input is replaced by the start symbol. Bottom up parsers are difficult to implement, so parser generators are recommended. 5.2) Visitor Pattern The visitor pattern is a design pattern that is commonly used in object-oriented programming to separate algorithms from the objects they operate on. The idea behind the pattern is to create a separate class (the visitor) that can traverse a complex object structure and	Rather than moving into registers first and then doing work. We simply add new AddImm, SubImm, etc data types. The translateFunctions for these are very simple. 2) Dealing with Bounded Numbers of Registers 1) Accumulator machines have I register. We store the accumulated value in there. 2) Combine the register and accumulator approach: Use registers as normal, and when we run out of registers take the Accumulator machine approach. Our only code change from the before is the BinOp case with two expres in transExp (and we pass in the register we want to store on in transExp): (final case)	Need to know where parameters are when passed. ($f(x) + 1$) + ($1 \cdot (a + j)$) Which side of the + should be evaluated first depends on the context (e.g. registers that need to be saved at the call site, and registers used by the callee, calling convention). 7.2.1) Infeasible Control Path Problem Control Row Graphs capture control flow inside functions and methods but not between them. We could have infeasible paths as follows: (a,b,f invalid, a,d,e,c invalid due to how return works) 7.2.2) Caller and Callee Saving We must enforce a calling convention to ensure registers are not clobbered (e.g. non-argument or return registers are changed).	1. Generate code using temporaries TO instead of regs. 2. For each temporary T., find T./s live range – set of instructions for which T, must reside in a register. 3. If liveRange(T), intersects liveRange(T), then they must be allocated to different registers – they interfere. 4. Assemble the Register Inference Graph (RIG). 5. Colour the RIG. If successful replace temporaries with register and generate code. If Graph can't be recoloured, then find a temporary to spill, retry. Num colours = regs. data CFG = ControllFlowGraph (CFGNode) data CFGNode = Node Id Instruction [Register] [Ital type Id = Int	Informal Algorithm Initialise ReachIn(n) and ReachOut(n) to { } Iterate, updating ReachIn(n) and ReachOut(n) using definitions above, until convergence. At each step, the sets increase in size From our reaching definitions, we can reduce each set to the relevant reaching definitions, by considering only the reachins that are actually used by the instruction (for operands) Lines of Code Reaching definitions (RDs) Relevant RDs 1. x = 1 [package A class Address { } int Age; double Calc(int Age, string Name, Address Addr) { } 1) Our Top Level Symbol Table is pre- loaded with all the identifier entries for globally visible ident
can't deal with left recursion. Bottom-up Parsing The grammar's productions are used right → left. Input is compared against the right hand side to produce a non-terminal on the left. Parsing is complete when the whole input is replaced by the start symbol. Bottom up parsers are difficult to implement, so parser generators are recommended. 5.2) Visitor Pattern The visitor pattern is a design pattern that is commonly used in object-oriented programming to separate algorithms from the objects they operate on. The idea behind the pattern is to create a separate class (the visitor) that can traverse a complex object structure and	Rather than moving into registers first and then doing work. We simply add new AddImm, SubImm, etc data types. The translateFunctions for these are very simple. 2) Dealing with Bounded Numbers of Registers 1) Accumulator machines have 1 register. We store the accumulated value in there. 2) Combine the register and accumulator approach: Use registers as normal, and when we run out of registers take the Accumulator machine approach. Our only code change from the before is the BinOp case with two exprs in transExp (and we pass in the register we want to store on in transExp).	Need to know where parameters are when passed. $(f(x)+1)+(1\cdot(a+j))$ Which side of the + should be evaluated first depends on the context (e.g. registers that need to be saved at the call site, and registers used by the callex, calling convention). 7.2.1) Infeasible Control Path Problem Control Row Graphs capture control flow inside functions and methods but not between them. We could have infeasible paths as follows: (a,b,f) invalid, a,d,e,c invalid due to how return works) 7.2.2) Caller and Calles Saving We must enforce a calling convention to ensure registers are not clobbered (e.g. non-argument or	1. Generate code using temporaries TO instead of regs. 2. For each temporary T., find T/s live range – set of instructions for which T, must reside in a register. 3. If liveRange(T) intersects liveRange(T) then they must be allocated to different registers – they interfere. 4. Assemble the Register Inference Graph (RIG). 5. Colour the RIG. if successful replace temporaries with register and generate code. If Graph can't be recoloured, then find a temporary to spill, retry. Num colours = regs. data CFG = ControlFlowGraph (CFGNode) data CFG Hoote = Note id Instruction [Register] [Register] [Id] type Id = Int dust of the coloured, the spill of the Int has the colour of the Int has the Int has the Interference of the Interference o	Informal Algorithm Initialise ReachIn(n) and ReachOut(n) to { } Iterate, updating ReachIn(n) and ReachOut(n) using definitions above, until convergence. At each step, the sets increase in size From our reaching definitions, we can reduce each set to the relevant reaching definitions, by considering only the reachins that are actually used by the instruction (for operands) Lines of Code Reaching definitions (RDs) Relevant RDs 1. x=1 Lines of Initiality Initi	package A class Address { } int Age; double Calc(int Age, string Name, Address Addr) { } 1) Our Top Level Symbol Table is pre- loaded with all the identifier entries for globally visible ident -filers, e.g.: standard We can see string, int, double and A in our top level symbol table,
can't deal with left recursion. Bottom-up Parsing The grammar's productions are used right → left. Input is compared against the right hand side to produce a non-terminal on the left. Parsing is complete when the whole input is replaced by the start symbol. Bottom up parsers are difficult to implement, so parser generators are recommended. 5.2) Visitor Pattern The visitor pattern is a design pattern that is commonly used in object-oriented programming to separate algorithms from the objects they operate on. The idea behind the pattern is to create a separate class (the visitor) that can traverse a complex object structure and perform operations on its elements. In the context of compilers, the	Rather than moving into registers first and then doing work. We simply add new AddImm, SubImm, etc data types. The translateFunctions for these are very simple. 2) Dealing with Bounded Numbers of Registers 1) Accumulator machines have 1 register. We store the accumulator and intered to register and accumulator approach: Use registers as normal, and when we run out of registers take the Accumulator machine approach. Our only code change from the before is the BinOp case with two exprs in transExp (and we pass in the register we want to store on in transExp): (final case) (final case) [final case] [final case	Need to know where parameters are when passed. $(f(x)+1)+(1-(a+j))$ Which side of the $+$ should be evaluated first depends on the context (e.g. registers that need to be saved at the call site, and registers used by the callee, calling convention). 7.2.1) Infeasible Control Path Problem Control Flow Graphs capture control flow inside functions and methods but not between them. We could have infeasible paths as follows: (a,b,f invalid, a,d,e,c invalid due to how return works) 7.2.2) Caller and Callee Saving We must enforce a calling convention to ensure registers are not clobbered (e.g. non-argument or return registers are danged). 1) Caller Saved: save registers used by the caller in case the callee dobbers them. (e.g.: Save used registers by caller that callee also uses,	1. Generate code using temporaries TO instead of regs. 2. For each temporary T., find T/s live range – set of instructions for which T, must reside in a register. 3. If liveRange(T), intersects liveRange(T), then they must be allocated to different registers – they interfere . 4. Assemble the Register Inference Graph (RIG). 5. Colour the RIG. If successful replace temporaries with register and generate code. If Graph can't be recoloured, then find a temporary to spill, retry. Num colours = regs. data CFG = ControlFlowGraph (CFGNode) data CFGNode = Node Id instruction [Register] [Register] [Id] type Id = Int data Register = D Int T Int buildCFG :: [Instruction] > CFG List of Nodes in our graph. The nodes contain an ID, an instruction, the temporaries used by the instruction, and the ones defined by it, and the successors (the ids after the node - edges).	Informal Algorithm Initialise ReachIn(n) and ReachOut(n) to { } Iterate, updating ReachIn(n) and ReachOut(n) using definitions above, until convergence. At each step, the sets increase in size From our reaching definitions, we can reduce each set to the relevant reaching definitions, by considering only the reachins that are actually used by the instruction (for operands) Lines of Code Reaching definitions (RDs) Relevant RDs 1. x=1	package A class Address { } int Age; double Calc(int Age, string Name, Address Addr) () 1) Our Top Level Symbol Table is pre- loaded with all the identifier entries for globally visible ident iffers, eg: Standard types, constants, func We can see string, int, double and A in our top level symbol table, each with a pointer to some type token e.g: INT(min=-2147483648, max=+2147483647))
can't deal with left recursion. Bottom-up Parsing The grammar's productions are used right → left. Input is compared against the right hand side to produce a non-terminal on the left. Parsing is complete when the whole input is replaced by the start symbol. Bottom up parsers are difficult to implement, so parser generators are recommended. 5.2) Visitor Pattern The visitor pattern is a design pattern that is commonly used in object-oriented programming to separate algorithms from the objects they operate on. The idea behind the pattern is to create a separate class (the visitor) that can traverse a complex object structure and perform operations on its elements. In the context of compilers, the visitor pattern can be used to implement the different phases	Rather than moving into registers first and then doing work. We simply add new AddImm, SubImm, etc data types. The translateFunctions for these are very simple. 2) Dealing with Bounded Numbers of Registers 1) Accumulator machines have 1 register. We store the accumulated value in there. 2) Combine the register and accumulator approach: Use registers as normal, and when we run out of registers take the Accumulator machine approach. Our only code change from the before is the BinOp case with two exprs in transExp (and we pass in the register we want to store on in transExp (1) (final case) transExp (BinOp op e1 e2) r r == maxReg = transExp e2 r ++ [Rush r] ++ transExp e1 r ++ [translateOptStack op r]	Need to know where parameters are when passed. $(f(x)+1)+(1:(a+i))$ Which side of the + should be evaluated first depends on the context (e.g. registers that need to be saved at the call site, and registers used by the callex, calling convention). 7.2.1) Infeasible Control Path Problem Control Row Graphs capture control flow inside functions and methods but not between them. We could have infeasible paths as follows: (a,b,f) invalid, a,d,e,c invalid due to how return works) 7.2.2) Caller and Calles Saving We must enforce a calling convention to ensure registers are not clobbered (e.g. non-argument or return registers are not clobbered (e.g. non-argument or return registers are changed). 1) Caller Saved : save registers used by the caller in case the callee dobbers them. (e.g.: Save used registers by caller that callee also uses, call method, restore used registers by caller that callee	1. Generate code using temporaries TO instead of regs. 2. For each temporary T., find T; Is live range – set of instructions for which T, must reside in a register. 3. If liveRange(Ti) intersects liveRange(T) then they must be allocated to different registers – they interfere. 4. Assemble the Register Inference Graph (RIG). 5. Colour the RIG. If successful replace temporaries with register and generate code. If Graph can't be recoloured, then find a temporary to spill, retry. Num colours – regs. data CFG – ControlFlowGraph (CFGNode) data CFGNode – Node Id Instruction (Register) [Register] [Id] type Id – Int Tint house – Node In Tint – See – Node See – Node In Tint – Node See – Node Instruction [Register] [Id] type Id – Int Tint house – Node Instruction – See – Node Instruction, the temporaries used by the instruction, and the ones defined by it, and the successors (the ids after the node – edges). First we build the CFG. Things to node	Informal Algorithm Initialise ReachIn(n) and ReachOut(n) to { } Iterate, updating ReachIn(n) and ReachOut(n) using definitions above, until convergence. At each step, the sets increase in size From our reaching definitions, we can reduce each set to the relevant reaching definitions, by considering only the reachins that are actually used by the instruction (for operands) Lines of Code Reaching definitions (RDs) Relevant RDs 1. x=1	package A class Address { } int Age; double Calc(int Age, string Name, Address Addr) { } 1) Our Top Level Symbol Table is pre- loaded with all the identifier entries for globally visible ident
can't deal with left recursion. Bottom-up Parsing The grammar's productions are used right—left. Input is compared against the right hand side to produce a non-terminal on the left. Parsing is complete when the whole input is replaced by the start symbol. Bottom up parsers are difficult to implement, so parser generators are recommended. 5.2.1 Visitor Pattern The visitor pattern is a design pattern that is commonly used in object-oriented programming to separate algorithms from the objects they operate on. The idea behind the pattern is to create a separate class (the visitor) that can traverse a complex object structure and perform operations on its elements. In the context of compilers, the visitor pattern can be used to implement the different phases of a compiler as separate visitor	Rather than moving into registers first and then doing work. We simply add new AddImm, SubImm, etc data types. The translateFunctions for these are very simple. 2) Dealing with Bounded Numbers of Registers 1) Accumulator machines have 1 register. We store the accumulator and interes. 2) Combine the register and accumulator approach: Use registers as normal, and when we run out of registers take the Accumulator machine approach. Our only code change from the before is the BinOp case with two exprs in transExp (and we pass in the register we want to store on in transExp): (final case) transExp (BinOp op e1 e2)r Ir == maxReg = transExp e2 r ++ [Push r] ++ transExp e1 r ++ [ItanslateOpStack op r] I otherwise = transExp e1 r ++	Need to know where parameters are when passed. $(f(x) + 1) + (1 + (a + j))$ Which side of the $+$ should be evaluated first depends on the context (e.g registers that need to be saved at the call site, and registers used by the callee, calling convention). 7.2.1) Infeasible Control Path Problem Control Flow Graphs capture control flow inside functions and methods but not between them. We could have infeasible paths as follows: (a,b,f invalid, a,d,e,c invalid due to how return works) 7.2.2) Caller and Callee Saving We must enforce a calling convention to ensure registers are not clobbered (e.g non-argument or return registers are changed). 1) Caller Saved : save registers used by the caller in case the callee dobbers them. (e.g: Save used registers by caller that callee also uses, call method, restore used registers by to aller that callee also uses. Problem : We have to know what registers	1. Generate code using temporaries TO instead of regs. 2. For each temporary T., find T/; live range – set of instructions for which T, must reside in a register. 3. If liveRange(Ti) intersects liveRange(T) then they must be allocated to different registers – they interfere. 4. Assemble the Register Inference Graph (RIG). 5. Colour the RIG. If successful replace temporaries with register and generate code. If Graph can't be recoloured, then find a temporary to spill, retry. Num colours = regs. data CFG = ControllFlowGraph (CFGNode) data CFGNode = Node ld Instruction [Register] [Id] type Id = Int	Informal Algorithm Initialise ReachIn(n) and ReachOut(n) to { } Iterate, updating ReachIn(n) and ReachOut(n) using definitions above, until convergence. At each step, the sets increase in size From our reaching definitions, we can reduce each set to the relevant reaching definitions, by considering only the reachins that are actually used by the instruction (for operands) Lines of Code Reaching definitions (RDs) Relevant RDs 1. x=1	package A class Address { } int Age; double Calc(int Age, string Name, Address Addr) { } 1) Our Top Level Symbol Table is pre- caded with all the identifier entries for globally visible ident- filers, e.g.; standard types, constants, func We can see string, int, double and A in our top level symbol table, each with a pointer to some type token e.g.; INT(min=-2147483648, max=+2147483647)) 2) We then have a symbol table (as a child) for each package, and then for each function in that package. Those symbol table have entries pointing to definition objects as well (all these
can't deal with left recursion. Bottom-up Parsing The grammar's productions are used right → left. Input is compared against the right hand side to produce a non-terminal on the left. Parsing is complete when the whole input is replaced by the start symbol. Bottom up parsers are difficult to implement, so parser generators are recommended. 5.21 Visitor Pattern The visitor pattern is a design pattern that is commonly used in object-oriented programming to separate algorithms from the objects they operate on. The idea behind the pattern is to create a separate class (the visitor) that can traverse a complex object structure and perform operations on its elements. In the context of compilers, the visitor pattern can be used to implement the different phases of a compiler as separate visitor dasses. For example, a lever could	Rather than moving into registers first and then doing work. We simply add new AddImm, SubImm, etc data types. The translateFunctions for these are very simple. 1) Dealing with Bounded Numbers of Registers 1) Accumulator machines have 1 register. We store the accumulated value in there. 2) Combine the register and accumulator approach: Use registers as normal, and when we run out of registers take the Accumulator machine approach. Our only code change from the before is the BinOp case with two expres in transExp (and we pass in the register we want to store on in transExp): (final case) transExp (BinOp op e1 e2) r r == maxReg = transExp e2 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ transExp e2 (r + 1) ++ transExp e3 (r + 1) ++ transExp e4 (r + 1) ++ transExp e3 (r + 1) ++ transExp e4 (r + 1) ++ transExp e5 (r + 1) ++ transExp e4 (r + 1) ++ transExp e5 (r + 1) ++ transExp e5 (r + 1) ++ transExp e6 (r + 1) ++ transExp e7 (r + 1) ++ transExp e8 (r + 1)	Need to know where parameters are when passed. $(f(x)+1)+f(1+(a+1))$ Which side of the + should be evaluated first depends on the context (e.g. registers that need to be saved at the call site, and registers used by the callee, calling convention). 7.2.1) Infeasible Control Path Problem Control Flow Graphs capture control flow inside functions and methods but not between them. We could have infeasible paths as follows: (a,b,f invalid, a,d,e,c invalid due to how return works) 7.2.2) Caller and Callee Saving We must enforce a calling convention to ensure registers are not clobbered (e.g non-argument or return registers are dranged). 1) Caller Saved: save registers used by the caller in case the callee dobbers them. We have to know what registers the callee also uses, call method, restore used registers by caller that callee also uses. Problem: We have to know what registers the callee uses.)	1. Generate code using temporaries TO instead of regs. 2. For each temporary T _i , find T _i Silve range – set of instructions for which T _i must reside in a register. 3. If liveRange(T _i) intersects liveRange(T _i) then they must be allocated to different registers – they interfere . 4. Assemble the Register Inference Graph (RIG). 5. Colour the RIG. If successful replace temporaries with register and generate code. If Graph can't be recoloured, then find a temporary to spill, retry. Num colours – regs. data CFG – ControlFlowGraph (CFGNode) data CFGRode = Node id instruction [Register] [Register] [Id] type Id = Int Tint	Informal Algorithm Initialise ReachIn(n) and ReachOut(n) to { } Iterate, updating ReachIn(n) and ReachOut(n) using definitions above, until convergence. At each step, the sets increase in size From our reaching definitions, we can reduce each set to the relevant reaching definitions, by considering only the reachins that are actually used by the instruction (for operands) Lines of Code Reaching definitions (RDs) Relevant RDs 1. x=1	package A class Address { } int Age; double Calc(int Age, string Name, Address Addr) { } 1) Our Top Level Symbol Table is pre- loaded with all the identifier entries for globally visible ident
can't deal with left recursion. Bottom-up Parsing The grammar's productions are used right → left. Input is compared against the right hand side to produce a non-terminal on the left. Parsing is complete when the whole input is replaced by the start symbol. Bottom up parsers are difficult to implement, so parser generators are recommended. 5.2) Visitor Pattern The visitor pattern is a design pattern that is commonly used in object-oriented programming to separate algorithms from the objects they operate on. The idea behind the pattern is to create a separate class (the visitor) that can traverse a complex object structure and perform operations on its elements. In the context of compilers, the visitor pattern can be used to implement the different phases of a compiler as separate visitor dasses. For example, a lever could be implemented as a visitor that traverses the source code and	Rather than moving into registers first and then doing work. We simply add new AddImm, SubImm, etc data types. The translateFunctions for these are very simple. 2) Dealing with Bounded Numbers of Registers 1) Accumulator machines have 1 register. We store the accumulator and interes. 2) Combine the register and accumulator approach: Use registers as normal, and when we run out of registers take the Accumulator machine approach. Our only code change from the before is the BinOp case with two exprs in transExp (and we pass in the register we want to store on in transExp): (final case) transExp (BinOp op e1 e2)r Ir == maxReg = transExp e2 r ++ [Push r] ++ transExp e1 r ++ [ItanslateOpStack op r] I otherwise = transExp e1 r ++	Need to know where parameters are when passed. $(f(x)+1)+(1*(a+j))$ Which side of the + should be evaluated first depends on the context (e.g. registers that need to be saved at the call site, and registers used by the callee, calling convention). 7.2.1) Infeasible Control Path Problem Control Flow Graphs capture control flow inside functions and methods but not between them. We could have infeasible paths as follows: (a,b,f invalid, a,d,e,c invalid due to how return works). 7.2.2) Caller and Callee Saving We must enforce a calling convention to ensure registers are not clobbered (e.g non-argument or return registers are not clobbered (e.g non-argument or return registers are changed). 1) Caller Saved : save registers used by the caller in case the callee dobbers them. (e.g.: Save used registers by caller that callee also uses, call method, restore used registers by caller that callee also uses. Problem: We have to know what registers the callee uses.) 2) Callee Saved: Save registers that the callee uses	1. Generate code using temporaries TO instead of regs. 2. For each temporary T., find T;'s live range - set of instructions for which T, must reside in a register. 3. If liveRange(T) intersects liveRange(T) then they must be allocated to different registers - they interfere. 4. Assemble the Register Inference Graph (RIG). 5. Colour the RIG. If successful replace temporaries with register and generate code. If Graph can't be recoloured, then find a temporary to spill, retry. Num colours = regs. data CFG - ControlFlowGraph (CFGNode) data CFGNode = Node ld Instruction [Register] [Ita] type Id = Int T int Auses ^defs ^succs data Register = D. Int T int	Informal Algorithm Initialise ReachIn(n) and ReachOut(n) to { } Iterate, updating ReachIn(n) and ReachOut(n) using definitions above, until convergence. At each step, the sets increase in size From our reaching definitions, we can reduce each set to the relevant reaching definitions, by considering only the reachins that are actually used by the instruction (for operands) Lines of Code Reaching definitions (RDs) Relevant RDs 1. x=1	class Address { } int Age; double Calc(int Age, string Name, Address Address Address Addr) { } 1) Our Top Level Symbol Table is preloaded with all the identifier entries for globally visible ident - iffers, e.g.: standard types, constants, func We can see string, int, double and A in our top level symbol table, each with a pointer to some type token e.g.: INT(min=2147483648, max=+2147483647)) 2) We then have a symbol table (as a child) for each package, and then for each function in that package. Those symbol tables have entries pointing to definition objects represent types).
can't deal with left recursion. Bottom-up Parsing The grammar's productions are used right → left. Input is compared against the right hand side to produce a non-terminal on the left. Parsing is complete when the whole input is replaced by the start symbol. Bottom up parsers are difficult to implement, so parser generators are recommended. 5.2) Visitor Pattern The visitor pattern is a design pattern that is commonly used in object-oriented programming to separate algorithms from the objects they operate on. The idea behind the pattern is to create a separate class (the visitor) that can traverse a complex object structure and perform operations on its elements. In the context of compilers, the visitor pattern can be used to implement the different phases of a compiler as separate visitor classes. For example, a lexer could be implemented as a visitor that traverses the source code and generates a stream of tokens,	Rather than moving into registers first and then doing work. We simply add new AddImm, SubImm, etc data types. The translateFunctions for these are very simple. 2) Dealing with Bounded Numbers of Registers 1) Accumulator machines have 1 register. We store the accumulated value in there. 2) Combine the register and accumulator approach: Use registers as normal, and when we run out of registers take the Accumulator machine approach. Our only code change from the before is the BinOp case with two exprs in transExp (and we pass in the register we want to store on in transExp): (final case) transExp (BinOp op e1 e2)r r == maxReg = transExp e2 r ++ [Push r] ++ transExp e1 r ++ [runslateOpStack op r] otherwise = transExp e1 r ++ transExp e2 (r + 1) ++ transExp e2 (r + 1) ++ transExp e0 pr (r + 1)	Need to know where parameters are when passed. $(f(x)+1)+(1\cdot(a+j))$ Which side of the + should be evaluated first depends on the context (e.g. registers that need to be saved at the call site, and registers used by the callee, calling convention). 7.2.1) Infeasible Control Path Problem Control Row Graphs capture control flow inside functions and methods but not between them. We could have infeasible paths as follows: (a,b,f invalid, a,d,e,c invalid due to how return works) 7.2.2) Caller and Callee Saving We must enforce a calling convention to ensure registers are not dobbered (e.g non-argumentor return registers are not dobbered (e.g non-argumentor return registers are changed). 1) Caller Saved : save registers used by the caller in case the callee dobbers them. (e.g.: Save used registers by caller that callee also uses, call method, restore used registers by aller that callee also uses. Problem: We have to know what registers the callee uses only, (e.g.: In the called method, save registers that the callee uses only, (e.g.: In the called method, save registers that the callee uses if they are also used by the caller – at the	1. Generate code using temporaries TO instead of regs. 2. For each temporary T., find T; Is live range – set of instructions for which T, must reside in a register. 3. If liveRange(Ti) intersects liveRange(T) then they must be allocated to different registers – they interfere. 4. Assemble the Register Inference Graph (RIG). 5. Colour the RIG. If successful replace temporaries with register and generate code. If Graph can't be recoloured, then find a temporary to spill, rety. Num colours = regs. data GG = ControlFlowGraph (CFGNode) data CFGNode = Node ld Instruction [Register] [I/d] type Id = Int T Int Nume Coloured Numerolaure Numerolaure	Informal Algorithm Initialise ReachIn(n) and ReachOut(n) to { } Iterate, updating ReachIn(n) and ReachOut(n) using definitions above, until convergence. At each step, the sets increase in size From our reaching definitions, we can reduce each set to the relevant reaching definitions, by considering only the reachins that are actually used by the instruction (for operands) Lines of Code Reaching definitions (RDs) Relevant RDs 1.x=1	class Address { } int Age; double Calc(int Age, string Name, Address Addr) { } 1) Our Top Level Symbol Table is pre- loaded with all the identifier entries for globally visible ident ifiers, e.g.: standard types, constants, func We can see string, int, double and A in our top level symbol table, each with a pointer to some type token e.g.: INT(min=-2147483648, max=+2147483647)) 2) We then have a symbol table (as a child) for each package, and then for each function in that package. Those symbol tables have entries pointing to definition objects represent types). Our check functions then look like this (when using a symbol table): int Age class VariableDeclAST:
can't deal with left recursion. Bottom-up Parsing The grammar's productions are used right → left. Input is compared against the right hand side to produce a non-terminal on the left. Parsing is complete when the whole input is replaced by the start symbol. Bottom up parsers are difficult to implement, so parser generators are recommended. 5.2) Visitor Pattern The visitor pattern is a design pattern that is commonly used in object-oriented programming to separate algorithms from the objects they operate on. The idea behind the pattern is to create a separate class (the visitor) that can traverse a complex object structure and perform operations on its elements. In the context of compilers, the visitor pattern can be used to implement the different phases of a compiler as separate visitor dasses. For example, a lexer could be implemented as a visitor that traverses the source code and generates a stream of tokens, while a parser could be implemented	Rather than moving into registers first and then doing work. We simply add new AddImm, SubImm, etc data types. The translatefunctions for these are very simple. 2) Dealing with Bounded Numbers of Registers 1) Accumulator machines have 1 register. We store the accumulator anachines have 1 register. We store the accumulator anachines have 1 register. We store the accumulator anachine approach: Use registers as normal, and when we run out of registers take the Accumulator machine approach. Our only code change from the before is the BinOp case with two exprs in transExp (and we pass in the register we want to store on in transExp): (final case)	Need to know where parameters are when passed. $(f(x) + 1) + (1 + (a + j))$ Which side of the + should be evaluated first depends on the context (e.g registers that need to be saved at the call site, and registers used by the callee, calling convention). 7.2.1) Infeasible Control Path Problem. Control Flow Graphs capture control flow inside functions and methods but not between them. We could have infeasible paths as follows: (a,b,f) invalid, a,d,e,c invalid due to how return works). 7.2.2) Caller and Callee Saving. We must enforce a calling convention to ensure registers are not clobbered (e.g. non-argument or return registers are thanged). 1) Caller Saved: save registers used by the caller in case the callee dobbers them. (e.g.: Save used registers by caller that callee also uses, call method, restore used registers by caller that callee also uses should be called uses.) 2) Callee Saved: Save registers that the callee uses only. (e.g.: In the called method, save registers that the callee uses if they are also used by the caller – at the end of our method restore them. Problem: We have the ord of our method restore them. Problem: We have the modern and the called and of our method restore them. Problem: We have the ord of our method restore them. Problem: We have the ord of our method restore them. Problem: We have the ord of our method restore them. Problem: We have the ord our method restore them. Problem: We have the ord our method restore them. Problem: We have the ord our method restore them. Problem: We have the ord our method restore them. Problem: We have the ord our method restore them. Problem: We have them.	1. Generate code using temporaries TO instead of regs. 2. For each temporary T., find T/s live range – set of instructions for which T, must reside in a register. 3. If liveRange(T) intersects liveRange(T) then they must be allocated to different registers – they interfere. 4. Assemble the Register Inference Graph (RIG). 5. Colour the RIG. If successful replace temporaries with register and generate code. If Graph can't be recoloured, then find a temporary to spill, retry. Num colours = regs. data CFG = ControllFlowGraph (CFGNode) data CFGNode = Node ld Instruction [Register] [Id] type Id = Int	Informal Algorithm Initialise ReachIn(n) and ReachOut(n) to { } Iterate, updating ReachIn(n) and ReachOut(n) using definitions above, until convergence. At each step, the sets increase in size From our reaching definitions, we can reduce each set to the relevant reaching definitions, by considering only the reachins that are actually used by the instruction (for operands) Lines of Code Reaching definitions (RDs) Relevant RDs 1.x=1	package A class Address { } int Age; double Calc(int Age, string Name, Address Addr) { } 1) Our Top Level Symbol Table is pre- loaded with all the identifier entries for globally visible identifier entries for globally visible identifiers, eg; is standard types, constants, func We can see string, int, double and A in our top level symbol table, each with a pointer to some type token e.g; INT(min=-2147483648, max=+2147483647)) 2) We then have a symbol table (as a child) for each package, and then for each function in that package. Those symbol table have entries pointing to definition objects represent types). Our check functions then look like this (when using a symbol table): int Age Liass VariableDecLAST: String typename # \$ Symtactic attribute
can't deal with left recursion. Bottom-up Parsing The grammar's productions are used right → left. Input is compared against the right hand side to produce a non-terminal on the left. Parsing is complete when the whole input is replaced by the start symbol. Bottom up parsers are difficult to implement, so parser generators are recommended. 5.2) Visitor Pattern The visitor pattern is a design pattern that is commonly used in object-oriented programming to separate algorithms from the objects they operate on. The idea behind the pattern is to create a separate class (the visitor) that can traverse a complex object structure and perform operations on its elements. In the context of compilers, the visitor pattern can be used to implement the different phases of a compiler as separate visitor dasses. For example, a lexer could be implemented as a visitor that traverses the source code and generates a stream of tokens, while a parser could be implemented as another visitor that kets this	Rather than moving into registers first and then doing work. We simply add new AddImm, SubImm, etc data types. The translateFunctions for these are very simple. 2) Dealing with Bounded Numbers of Registers 1) Accumulator machines have 1 register. We store the accumulated value in there. 2) Combine the register and accumulator approach: Use registers as normal, and when we run out of registers take the Accumulator machine approach. Our only code change from the before is the BinOp case with two exprs in transExp (and we pass in the register we want to store on in transExp): (final case) transExp (BinOp op e1 e2) r r == maxReg = transExp e2 r ++ [Push r] ++ transExp e1 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ [translateOpStack op r] seveRegs unusedRs = [Mov (Reg x) Push x<- usedRs] where usedRs = allRegs (unusedRs)	Need to know where parameters are when passed. $(f(x)+1)+(1\cdot(a+i))$ Which side of the + should be evaluated first depends on the context (e.g. registers that need to be saved at the call site, and registers used by the callex, calling convention). 7.2.1) Infeasible Control Path Problem Control Flow Graphs capture control flow inside functions and methods but not between them. We could have infeasible paths as follows: (a,b,fi invalid, a,d,e,c invalid due to how return works) 7.2.2) Caller and Callee Saving We must enforce a calling convention to ensure registers are not dobbered (e.g. non-argument or return registers are not dobbered (e.g. non-argument or return registers are not dobbered (e.g. non-argument or return registers are end registers by caller that callee also uses, call method, restore used registers by caller that callee also uses, Problem: We have to know what registers the callee uses.) 2) Callee Saved: Save registers that the callee uses only (e.g.: In the called method, save registers that the callee uses if they are also used by the caller – at the end of our method restore them. Problem: We have to know what registers that the callee uses if they are also used by the caller – at the end of our method restore them. Problem: We have to know what registers	1. Generate code using temporaries TO instead of regs. 2. For each temporary Ti, find Ti's live range – set of instructions for which Ti, must reside in a register. 3. If liveRange(Ti) intersects liveRange(T) then they must be allocated to different registers – they interfere. 4. Assemble the Register Inference Graph (RIG). 5. Colour the RIG. If successful replace temporaries with register and generate code. If Graph can't be recoloured, then find a temporary to spill, retry. Num colours – regs. data CFG – ControlFlowGraph (CFGNode) data CFGNode – Node tid Instruction (Register) [Register] [Id] type Id = Int Tint house Sedifs ^success data Register = D Int Tint house Sedifs of Nodes in our graph. The nodes contain an ID, an instruction, the temporaries used by the instruction, and the ones defined by it, and the successors (the lids after the node – edges). First we build the CFG. Things to note 1) Succs refers to all the possible paths that can be taken from the current node – edges. 9. IR Code, CFG (line, instruction, uses, defs, succs): Bra L2 1 Bra L2 [] [10] L1: cmp ba 2 cmp ba [] [3] appel 3 bge L3 [] [4,8]	Informal Algorithm Initialise ReachIn(n) and ReachOut(n) to { } Iterate, updating ReachIn(n) and ReachOut(n) using definitions above, until convergence. At each step, the sets increase in size From our reaching definitions, we can reduce each set to the relevant reaching definitions, by considering only the reachins that are actually used by the instruction (for operands) Lines of Code Reaching definitions (RDs) Relevant RDs 1. x=1	class Address { } int Age; double Calc(int Age, strip Name, Address Addr) { } 1) Our Top Level Symbol Table is pre- loaded with all the identifier entries for globally visible ident i- filers, e.g. standard types, constants, func We can see string, int, double and Ain our top level symbol table, each with a pointer to some type token e.g.: INT(min=-2147.483648, max=+2147.483647)) 2) We then have a symbol table (as a child) for each package, and then for each function in that package. Those symbol tables have entries pointing to definition objects represent types). Our check functions then look like this (when using a symbol table): int Age class VariableDeclAST:
can't deal with left recursion. Bottom-up Parsing The grammar's productions are used right → left. Input is compared against the right hand side to produce a non-terminal on the left. Parsing is complete when the whole input is replaced by the start symbol. Bottom up parsers are difficult to implement, so parser generators are recommended. 5.2) Visitor Pattern The visitor pattern is a design pattern that is commonly used in object-oriented programming to separate algorithms from the objects they operate on. The idea behind the pattern is to create a separate class (the visitor) that can traverse a complex object structure and perform operators on its elements. In the context of compilers, the visitor pattern can be used to implement the different phases of a compiler as separate visitor classes. For example, a lever ould be implemented as a visitor that traverses the source code and generates a stream of tokens, while a parser could be implemented as a stream of tokens, while a parser could be implemented as a nother visitor that takes this stream of tokens and generates	Rather than moving into registers first and then doing work. We simply add new AddImm, SubImm, etc data types. The translateFunctions for these are very simple. 2) Dealing with Bounded Numbers of Registers 1) Accumulator machines have 1 register. We store the accumulated value in there. 2) Combine the register and accumulator approach: Use registers as normal, and when we run out of registers take the Accumulator machine approach. Our only code change from the before is the BinOp case with two exprs in transExp (and we pass in the register we want to store on in transExp): (final case) transExp (BinOp op e1 e2) r r == maxReg = transExp e2 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ [translateOpStack op r] saveRegs unusedRs = [Mov (Reg x) Push x<- usedRs] where usedRs = allRegs \ unusedRs Mov <- usedRs] where revUsedRs = reverse (allRegs \ unusedRs) very v	Need to know where parameters are when passed. (f(x) + 1) + (1 < (a + j)) Which side of the + should be evaluated first depends on the context (e.g registers that need to be saved at the call site, and registers used by the callee, calling convention). 7.2.1) Infeasible Control Path Problem Control Flow Graphs capture control flow inside functions and methods but not between them. We could have infeasible paths as follows: (a,b,f invalid, a,d,e,c invalid due to how return works) 7.2.2) Caller and Callee Saving We must enforce a calling convention to ensure registers are not clobbered (e.g non-argumentor return registers are actinged). 1) Caller Saved: save registers used by the caller in case the callee dobbers them. (e.g: Save used registers by caller that callee also uses, call method, restore used registers by caller that callee also uses. Problem: We have to know what registers the callee uses.) 2) Callee Saved: Save registers that the callee uses only. (e.g: in the called method, save registers that the callee uses if they are also used by the caller – at the end of our method restore them. Problem: We have to know what registers the caller uses.) 7.2.3) IA 32 Calling Convention solves this Callee Saved: Stack Foilater Frame Pointer	1. Generate code using temporaries TO instead of regs. 2. For each temporary T., find T;'s live range – set of instructions for which T, must reside in a register. 3. If liveRange(Ti) intersects liveRange(T) then they must be allocated to different registers – they interfere. 4. Assemble the Register Inference Graph (RIG). 5. Colour the RIG. If successful replace temporaries with register and generate code. If Graph can't be recoloured, then find a temporary to spill, retry. Num colours = regs. data CFG – ControllFlowGraph (CFGNode) data CFG-ControllFlowGraph (CFGNode) data CFG-ControllFlowGraph (CFGNode) data CFG-ControllFlowGraph (CFGNode) data CFG-ControllFlowGraph (CFGNode) to ControllFlowGraph (CFGNode) to CFG (CFG (CFGNode) to CFG (CFGNode) to CFGNode) to CFGNode) t	Informal Algorithm Initialise ReachIn(n) and ReachOut(n) to { } Iterate, updating ReachIn(n) and ReachOut(n) using definitions above, until convergence. At each step, the sets increase in size From our reaching definitions, we can reduce each set to the relevant reaching definitions, by considering only the reachins that are actually used by the instruction (for operands) Lines of Code Reaching definitions (RDs) Relevant RDs 1.x=1 [] [] 3: z=200 [3, 1, 2] [] 4: x=x+1 [1, 2, 3, 4, 5] [1, 4] 5: y=w+2 [2, 3, 4, 5] [1, 4] 6: if (x=10) go back to 4 else continue We just found that all the definitions used by node 5 lie outside the loop!! We can holst. 9.2) Identifying Loops Aloop in a control flow graph is a set of nodes S including a header node h, with the following properties: 1) From any node in S there is a path from h to any node outside S to any node in S of her than h	class Address { } int Age; double Calc(int Age, string Name, Address Addr) { } 1) Our Top Level Symbol Table is pre- loaded with all the identifier entries for globally visible ident iffers, e.g.: standard types, constants, func We can see string, int, double and A in our top level symbol table, each with a pointer to some type token e.g.: INT(min=2147483648, max=+2147483647)) 2) We then have a symbol table (as a child) for each package, and then for each function in that package. Those symbol tables have entries pointing to definition objects represent types). Our check functions then look like this (when using a symbol table): int Age class VariableDeclAST: String bypename # Syntactic attribute VARIABLE varObj # Syntactic attribute VARIABLE varObj # Semantic attribute
can't deal with left recursion. Bottom-up Parsing The grammar's productions are used right → left. Input is compared against the right hand side to produce a non-terminal on the left. Parsing is complete when the whole input is replaced by the start symbol. Bottom up parsers are difficult to implement, so parser generators are recommended. 5.2) Visitor Pattern The visitor pattern is a design pattern that is commonly used in object-oriented programming to separate algorithms from the objects they operate on. The idea behind the pattern is to create a separate class (the visitor) that can traverse a complex object structure and perform operations on its elements. In the context of compilers, the visitor pattern can be used to implement the different phases of a compiler as separate visitor dasses. For example, a lexer ould be implemented as a visitor that traverses the source code and generates a stream of tokens, while a parser could be implemented as a ordher visitor that takes this stream of tokens and generates an abstract syntax tree (AST). It ransOpImm is 150 Code Generation	Rather than moving into registers first and then doing work. We simply add new AddImm, SubImm, etc data types. The translateFunctions for these are very simple. 2) Dealing with Bounded Numbers of Registers 1) Accumulator machines have 1 register. We store the accumulated value in there. 2) Combine the register and accumulator approach: Use registers as normal, and when we run out of registers take the Accumulator machine approach. Our only code change from the before is the BinOp case with two exprs in transExp (and we pass in the register we want to store on in transExp): (final case) transExp (BinOp op e1 e2) r r == maxReg = transExp e2 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ [translateOpStack op r] saveRegs unusedRs = [Mov (Reg x) Push x<- usedRs] where usedRs = allRegs \ unusedRs Mov <- usedRs] where revUsedRs = reverse (allRegs \ unusedRs) very v	Need to know where parameters are when passed. $(f(x)+1)+(1:(a+i))$ Which side of the + should be evaluated first depends on the context (e.g. registers that need to be saved at the call site, and registers used by the callee, calling convention). 7.2.1.1 Infeasible Control Path Problem Control Row Graphs capture control flow inside functions and methods but not between them. We could have infeasible paths as follows: (a,b,f) invalid, a,d,e,c invalid due to how return works) 7.2.2 Caller and Callee Saving We must enforce a calling convention to ensure registers are not clobbered (e.g. non-argument or return registers are not clobbered (e.g. non-argument or return registers are not clobbered (e.g. non-argument or return registers are changed). 1) Caller Saved: save registers by caller that callee also uses, call method, restore used registers by caller that callee also uses, broblem: We have to know what registers the callee uses.) 2) Callee Saved: Save registers that the callee uses only, (e.g.: in the called method, save registers that the callee uses only, (e.g.: in the called method, save registers that the callee uses of they are also used by the caller—at the end of our method restore them. Problem: We have to know what registers the callee uses.) 7.2.3) IA 32 Calling Convention solves this Callee-Saved: Stack Pointer Frame Pointe	1. Generate code using temporaries TO instead of regs. 2. For each temporary T., find T; Is live range – set of instructions for which T, must reside in a register. 3. If liveRange(T) intersects liveRange(T) then they must be allocated to different registers – they interfere. 4. Assemble the Register Inference Graph (RIG). 5. Colour the RIG. If successful replace temporaries with register and generate code. If Graph can't be recoloured, then find a temporary to spill, retry. Num colours = regs. data CFG – ControlFlowGraph (CFGNode) data CFG e ControlFlowGraph (CFGNode) data CFG e ControlFlowGraph (CFGNode) data CFG with the CFG of the State Register = D. Int T int buildCFG: [Instruction] >> CFG List of Nodes in our graph. The nodes contain an ID, an instruction, the temporaries used by the instruction, and the ones defined by k, and the successors (the ids after the node – edges.) First we build the CFG. Things to note 1) Succs refers to all the possible paths that can be taken from the current node – e.g IR Code, CFG (line, instruction, uses, defs, succs): Bra L2 1 Bra L2 [[10] L1: cmp ba 2 cmp ba [1] [4, 8] mul #7 a 4 mul #7 a [a] [a] [5] [mov a b 5 mov a b [a) [b] [7]	Informal Algorithm Initialise ReachIn(n) and ReachOut(n) to { } Iterate, updating ReachIn(n) and ReachOut(n) using definitions above, until convergence. At each step, the sets increase in size From our reaching definitions, we can reduce each set to the relevant reaching definitions, by considering only the reachins that are actually used by the instruction (for operands) Lines of Code Reaching definitions (RDs) Relevant RDs 1. x=1	package A class Address { } int Age; double Calc(int Age, string Name, Address Addr) } 1) Our Top Level Symbol Table is pre- loaded with all the identifier entries for globally visible ident- filess, e.g.; standard types, constants, func. We can see string, int, double and A in our top level symbol table, each with a pointer to some type token e.g.; INT(min=-2147483648, max=+2147483647)) 2) We then have a symbol table (as a child) for each package, and then for each function in that package. Those symbol tables have entries pointing to definition objects represent types). Our check functions then look like this (when using a symbol table): 1int Age Liase VariableDeclAST: 8 String byenome 8 Syntactic attribute 8 String womane 8 Syntactic attribute 8 Syntactic attribute 8 String womane 8 Syntactic attribute 8 String womane 8 Syntactic attribute 8 String womane 9 Syntactic attribute 8 String womane 9 Syntactic attribute 9 Syntactic attribute 1 String womane 1 String wo
can't deal with left recursion. Bottom-up Parsing The grammar's productions are used right → left. Input is compared against the right hand side to produce a non-terminal on the left. Parsing is complete when the whole input is replaced by the start symbol. Bottom up parsers are difficult to implement, so parser generators are recommended. 5.2) Visitor Pattern The visitor pattern is a design pattern that is commonly used in object-oriented programming to separate algorithms from the objects they operate on. The idea behind the pattern is to create a separate class (the visitor) that can traverse a complex object structure and perform operations on its elements. In the context of compilers, the visitor pattern can be used to implement the different phases of a compiler as separate visitor classes. For example, a lexer could be implemented as a visitor that traverses the source code and generates a stream of tokens, while a parser could be implemented as another visitor that takes this stream of tokens and generates an abstract syntax tree (AST). 6) Code Generation 1) The language:	Rather than moving into registers first and then doing work. We simply add new AddImm, SubImm, etc data types. The translatefunctions for these are very simple. 2) Dealing with Bounded Numbers of Registers 1) Accumulator machines have 1 registers We store the accumulator and hines have 1 registers. We store the accumulator and when we run out of registers as normal, and when we run out of registers take the Accumulator machine approach. Our only code change from the before is the BinOp case with two exprs in transExp (and we pass in the register we want to store on in transExp): (final case) $ r = \max Reg = transExp e 2 r + $	Need to know where parameters are when passed. $(f(x) + 1) + (1 + (a + j))$ Which side of the $+$ should be evaluated first depends on the context (e.g. registers that need to be saved at the call site, and registers used by the callee, calling convention). 7.2.1) Infeasible Control Path Problem Control Flow Graphs capture control flow inside functions and methods but not between them. We could have infeasible paths as follows: (a,b,f invalid, a,d,e,c invalid due to how return works) 7.2.2) Caller and Callee Saving We must enforce a calling convention to ensure registers are not clobbered (e.g. non-argument or return registers are not clobbered (e.g. non-argument or return registers are changed). 1) Caller Saved: save registers used by the caller in case the callee dobbers them. (e.g.: Save used registers by caller that callee also uses, call method, restore used registers by caller that callee also uses, call method, restore used registers by caller that callee also uses, call method, restore used registers that the callee uses; 1) Callee Saved: Save registers that the callee uses only. (e.g.: in the called method, save registers that the called uses if they are also used by the caller – at the end of our method restore them. Problem: We have to know what registers the called ruses.) 2.2.31 End Saved: Stack Pointer Frame Poi	1. Generate code using temporaries TO instead of regs. 2. For each temporary T., find T/s live range – set of instructions for which T, must reside in a register. 3. If liveRange(Ti) intersects liveRange(T), then they must be allocated to different registers – they interfere. 4. Assemble the Register Inference Graph (RIG). 5. Colour the RIG. If successful replace temporaries with register and generate code. If Graph can't be recoloured, then find a temporary to spill, retry. Num colours = regs. data CFG = ControllFlowGaph (CFGNode) data CFGNode = Node ful instruction [Register] [Register] [Id] type Id = Int	Informal Algorithm Initialise ReachIn(n) and ReachOut(n) to { } Iterate, updating ReachIn(n) and ReachOut(n) using definitions above, until convergence. At each step, the sets increase in size From our reaching definitions, we can reduce each set to the relevant reaching definitions, by considering only the reachins that are actually used by the instruction (for operands) Lines of Code Reaching definitions (RDs) Relevant RDs 1.x=1 [] [] 3: z=200 [3, 1, 2] [] 4: x=x+1 [1, 2, 3, 4, 5] [1, 4] 5: y=w+z [1, 3, 4, 5] [1, 4] 9: back to 4 else continue We just found that all the definitions used by node 5 lie outside the loop!! We can hoist. 9.2) Identifying Loops A loop in a control flow graph is a set of nodes S including a header node h, with the following properties: 1) From any node in S there is a path leading to h 2) There is a path from h to any node in S 3) There is no edge from any node outside S to any node in S other than h So there's only way in, through a node in S, and h can lead to all of the nodes back in	class Address { } int Age; double Calc(int Age, string Name, Address Addr) { } 1) Our Top Level Symbol Table is pre- loaded with all the identifier entries for globally visible ident iffers, e.g.: standard types, constants, func We can see string, int, double and A in our top level symbol table, each with a pointer to some type token e.g.: INT(min=2147483648, max=+2147483647)) 2) We then have a symbol table (as a child) for each package, and then for each function in that package. Those symbol tables have entries pointing to definition objects represent types). Our check functions then look like this (when using a symbol table): int Age class VariableDeclAST: String bypename # Syntactic attribute VARIABLE varObj # Semantic attribute VARIABLE varObj # Semantic attribute
can't deal with left recursion. Bottom-up Parsing The grammar's productions are used right → left. Input is compared against the right hand side to produce a non-terminal on the left. Parsing is complete when the whole input is replaced by the start symbol. Bottom up parsers are difficult to implement, so parser generators are recommended. 5.2) Visitor Pattern The visitor pattern is a design pattern that is commonly used in object-oriented programming to separate algorithms from the objects they operate on. The idea behind the pattern is to create a separate class (the visitor) that can traverse a complex object structure and perform operations on its elements. In the context of compilers, the visitor pattern can be used to implement the different phases of a compiler as separate visitor dasses. For example, a lever could be implemented as a visitor that traverses the source code and generates a stream of tokens, while a parser could be implemented as another visitor that takes this stream of tokens and generates an abstract syntax tree (AST). 6) Code Generation 1) The language: data Stat = Assign Name Exp	Rather than moving into registers first and then doing work. We simply add new AddImm, SubImm, etc data types. The translateFunctions for these are very simple. 2) Dealing with Bounded Numbers of Registers 1) Accumulator machines have 1 register. We store the accumulated value in there. 2) Combine the register and accumulator approach: Use registers as normal, and when we run out of registers take the Accumulator machine approach. Our only code change from the before is the BinOp case with two exprs in transExp (and we pass in the register we want to store on in transExp): (final case) transExp (BinOp op e1 e2) r r == maxReg = transExp e2 r ++ [Push r] ++ transExp e1 r ++ [TranslateOpStack op r] otherwise = transExp e1 r ++ [translateOp op r (r + 1)] saveRegs unusedRs = [Mov (Reg x) Push x<- usedRs] where revUsedRs = allRegs \ unusedRs unusedRs where revUsedRs = reverse (allRegs \ unusedRs) \ Caller-Saved where revUsedRs = reverse (allRegs \ unusedRs) \ Caller-Saved Mera SubImm Times = Mullimm	Need to know where parameters are when passed. (f(x) + 1) + (1 < (a + j)) Which side of the + should be evaluated first depends on the context (e.g registers that need to be saved at the call site, and registers used by the callee, calling convention). 7.2.1) Infeasible Control Path Problem Control Flow Graphs capture control flow inside functions and methods but not between them. We could have infeasible paths as follows: (a,b,f invalid, a,d,e,c invalid due to how return works) 7.2.2) Caller and Callee Saving We must enforce a calling convention to ensure registers are not dobbered (e.g non-argument or return registers are not dobbered (e.g non-argument or return registers are not dobbered (e.g non-argument or return registers are et anged). 1) Caller Saved: save registers used by the caller in case the callee dobbers them. (e.g: Save used registers by caller that callee also uses, call method, restore used registers by caller that callee also uses. Problem: We have to know what registers the callee uses.) 2) Callee Saved: Save registers that the callee uses only, (e.g: in the called method, save registers that the callee uses if they are also used by the caller – at the end of our method restore them. Problem: We have to know what registers the caller uses.) 7.2.3) IA 32 Calling Convention solves this Callee Saved: State Konter Save Poilter Save Poilte	1. Generate code using temporaries TD instead of regs. 2. For each temporary T, find T; Is live range – set of instructions for which T, must reside in a register. 3. If liveRange(T) intersects liveRange(T) then they must be allocated to different registers – they interfere. 4. Assemble the Register Inference Graph (RIG). 5. Colour the RIG. If successful replace temporaries with register and generate code. If Graph can't be recoloured, then find a temporary to spill, retry. Num colours – regs. data CFG – ControlFlowGraph (CFGNode) data CFGNode – Node Id Instruction (Register) [Register] [Id] type Id – Int 1 ruses ^defs ^succe data Register = D Int T Int buildCFG: [Instruction] > CFG list of Nodes in our graph. The nodes contain an ID, an instruction, the temporaries used by the instruction, and the ones defined by it, and the successors (the ids after the node – edges). First we build the CFG. Things to note 1) Succs refers to all the possible paths that can be taken from the current node – egg. IR Code, CFG (line, instruction, uses, defs, succs): Bra L2 1 Bra L2 [Informal Algorithm Initialise ReachIn(n) and ReachOut(n) to { } Iterate, updating ReachIn(n) and ReachOut(n) using definitions above, until convergence. At each step, the sets increase in size From our reaching definitions, we can reduce each set to the relevant reaching definitions, by considering only the reachins that are actually used by the instruction (for operands) Lines of Code Reaching definitions (RDs) Relevant RDs 1. x=1	case Address { } int Age; double Calc(int Age, strip Name, Address Addr) { } Age
can't deal with left recursion. Bottom-up Parsing The grammar's productions are used right → left. Input is compared against the right hand side to produce a non-terminal on the left. Parsing is complete when the whole input is replaced by the start symbol. Bottom up parsers are difficult to implement, so parser generators are recommended. 5.2) Visitor Pattern The visitor pattern is a design pattern that is commonly used in object-oriented programming to separate algorithms from the objects they operate on. The idea behind the pattern is to create a separate class (the visitor) that can traverse a complex object structure and perform operations on its elements. In the context of compliers, the visitor pattern can be used to implement the different phases of a complier as separate visitor classes. For example, a lexer could be implemented as a visitor that traverses the source code and generates a stream of tokens, while a parser could be implemented as another visitor that takes this stream of tokens and generates an abstract syntax true (AST). 6) Code Generation 1) The language: data Stat = Assign Name Exp transOplimm transOplimm.	Rather than moving into registers first and then doing work. We simply add new AddImm, SubImm, etc data types. The translatefunctions for these are very simple. 2) Dealing with Bounded Numbers of Registers 1) Accumulator machines have 1 registers We store the accumulator and hines have 1 registers. We store the accumulator and when we run out of registers as normal, and when we run out of registers take the Accumulator machine approach. Our only code change from the before is the BinOp case with two exprs in transExp (and we pass in the register we want to store on in transExp): (final case) $ r = \max Reg = transExp e 2 r + $	Need to know where parameters are when passed. (f(x) + 1.) + (1 + (a + j)) Which side of the + should be evaluated first depends on the context (e.g registers that need to be saved at the call site, and registers used by the callee, calling convention). 7.2.1) Infeasible Control Path Problem. Control Flow Graphs capture control flow inside functions and methods but not between them. We could have infeasible paths as follows: (a,b,f invalid, a,d,e,c invalid due to how return works). 7.2.2) Caller and Callee Saving. We must enforce a calling convention to ensure registers are not clobbered (e.g. non-argument or return registers are thanged). 1) Caller Saved: save registers used by the caller in case the callee dobbers them. (e.g.: Save used registers by caller that callee also uses, call method, restore used registers by caller that callee also uses, call method, restore used registers that the callee uses; 2) Callee Saved: Save registers that the callee uses only, (e.g.: In the called method, save registers that the callee uses if they are also used by the caller – at the end of our method restore them. Problem: We have to know what registers the caller uses.) 7.2.3) Register Allocation by Graph Colouring 1) Use simple traversal to generate intermediate code Temporary values are always saved in a named	1. Generate code using temporaries TO instead of regs. 2. For each temporary T., find T;'s live range – set of instructions for which T, must reside in a register. 3. If liveRange(Ti) intersects liveRange(T) then they must be allocated to different registers – they interfere. 4. Assemble the Register Inference Graph (RIG). 5. Colour the RIG. If successful replace temporaries with register and generate code. If Graph can't be recoloured, then find a temporary to spill, retry. Num colours = regs. data CFG – ControllFlowGraph (CFGNode) data CFG-ControllFlowGraph (CFGNode) data CFG-ControllFlowGraph (CFGNode) data CFG-ControllFlowGraph (CFGNode) data CFG-ControllFlowGraph (CFGNode) to ControllFlowGraph	Informal Algorithm Initialise ReachIn(n) and ReachOut(n) to { } Iterate, updating ReachIn(n) and ReachOut(n) using definitions above, until convergence. At each step, the sets increase in size From our reaching definitions, we can reduce each set to the relevant reaching definitions, we can reduce each set to the relevant reaching definitions, they considering only the reachins that are actually used by the instruction (for operands). Lines of Code Reaching definitions (RDs) Relevant RDs 1.x=1	package A class Address { } int Age; double Calc(int Age, string Name, Address Addr) } 1) Our Top Level Symbol Table is pre- loaded with all the identifier entries for globally visible identifier entries for globally visible identifiers, eg.; standard types, constants, func. We can see string, int, double and A in our top level symbol table, each with a pointer to some type token e.g. INT(min=-2147483648, max=+2147483647)) 2) We then have a symbol table (as a child) for each package, and then for each function in that package. Those symbol tables have entries pointing to definition objects represent types). Our check functions then look like this (when using a symbol table): int Age class Variable-class: **Syntactic attribute** String yenome **Syntactic attribute** String yenome **Syntactic attribute** String typenome **Syntactic attribute** String typenome **Syntactic attribute** **Synta
can't deal with left recursion. Bottom-up Parsing The grammar's productions are used right — left. Input is compared against the right hand side to produce a non-terminal on the left. Parsing is complete when the whole input is replaced by the start symbol. Bottom up parsers are difficult to implement, so parser generators are recommended. 5.2.1 Visitor Pattern The visitor pattern is a design pattern that is commonly used in object-oriented programming to separate algorithms from the objects they operate on. The idea behind the pattern is to create a separate dass (the visitor) that can traverse a complex object structure and perform operations on its elements. In the context of compilers, the visitor pattern can be used to implement the different phases of a compiler as separate visitor dasses. For example, a lexer could be implemented as a visitor that traverses the source code and generates a stream of tokens, while a parser could be implemented as a visitor that traverses the source code and generates a stream of tokens, while a parser could be implemented as a visitor that traverses the source code and generates an abstract syntax tree (AST). 6) Code Generation 1) The language: data Stat = Assign Name Exp transOplimm transOplimm Seq Stat Stat fort.oop Name Exp Exp Stat transOplimm transOplimm fransOplimm	Rather than moving into registers first and then doing work. We simply add new AddImm, SubImm, etc data types. The translateFunctions for these are very simple. 2) Dealing with Bounded Numbers of Registers 1) Accumulator machines have 1 register. We store the accumulator anachines have 1 register. We store the accumulator anachines have 1 register. We store the accumulator and there. 2) Combine the register and accumulator approach: Use registers as normal, and when we run out of registers take the Accumulator machine approach. Our only code change from the before is the BinOp case with two exprs in transExp (and we pass in the register we want to store on in transExp): (final case) If r == maxReg = transExp e1 (r + (Inst) + (Ins) + (Inst) + (Inst) + (Inst) + (Ins) + (Ins) + (Inst) + (Inst) + (Ins) + (Ins	Need to know where parameters are when passed. (f(x) + 1) + (1 < (a + j)) Which side of the + should be evaluated first depends on the context (e.g registers that need to be saved at the call site, and registers used by the callee, calling convention). 7.2.1) Infeasible Control Path Problem Control Flow Graphs capture control flow inside functions and methods but not between them. We could have infeasible paths as follows: (a,b,f invalid, a,d,e,c invalid due to how return works) 7.2.2) Caller and Callee Saving We must enforce a calling convention to ensure registers are not dobbered (e.g non-argument or return registers are not dobbered (e.g non-argument or return registers are not dobbered (e.g non-argument or return registers are et anged). 1) Caller Saved: save registers used by the caller in case the callee dobbers them. (e.g: Save used registers by caller that callee also uses, call method, restore used registers by caller that callee also uses. Problem: We have to know what registers the callee uses.) 2) Callee Saved: Save registers that the callee uses only, (e.g: in the called method, save registers that the callee uses if they are also used by the caller – at the end of our method restore them. Problem: We have to know what registers the caller uses.) 7.2.3) IA 32 Calling Convention solves this Callee Saved: State Konter Save Poilter Save Poilte	1. Generate code using temporaries TO instead of regs. 2. For each temporary T., find T;'s live range – set of instructions for which T, must reside in a register. 3. If liveRange(Ti) intersects liveRange(T) then they must be allocated to different registers – they interfere. 4. Assemble the Register Inference Graph (RIG). 5. Colour the RIG. If successful replace temporaries with register and generate code. If Graph can't be recoloured, then find a temporary to spill, retry. Num colours = regs. data CFG = ControllFlowGaph (CFGNode) data CFG-GortnoflowGaph (CFGNode) to ControllFlowGaph (CFGNode) data CFG-GortnoflowGaph (CFGNode) data CFG-GortnoflowGaph (CFGNode) data CFG-GortnoflowGaph (CFGNode) to ControllFlowGaph (Informal Algorithm Initialise ReachIn(n) and ReachOut(n) to { } Iterate, updating ReachIn(n) and ReachOut(n) using definitions above, until convergence. At each step, the sets increase in size From our reaching definitions, we can reduce each set to the relevant reaching definitions, we can reduce each set to the relevant reaching definitions, to you considering only the reachins that are actually used by the instruction (for operands). Lines of Code Reaching definitions (RDs) Relevant RDs 1.x=1	package A class Address { } int Age; double Calc(int Age, string Name, Address Addr) } 1) Our Top Level Symbol Table is pre- toaded with all the identifier entries for globally visible ident- fifers, e.g.; standard types, constants, func. We can see string, int, double and A in our top level symbol table, each with a pointer to some type token e.g. INT(min=-2147483648, max=+2147483647)) 2) We then have a symbol table (as a child) for each package, and then for each function in that package. Those symbol table have entries pointing to definition objects represent types). Our check functions then look like this (when using a symbol table): int Age class Variable-clast: String yenome # Syntactic attribute String yenome # Syntactic attribute String yenome # Syntactic attribute String yenome # Syntactic attribute # Syn
can't deal with left recursion. Bottom-up Parsing The grammar's productions are used right → left. Input is compared against the right hand side to produce a non-terminal on the left. Parsing is complete when the whole input is replaced by the start symbol. Bottom up parsers are difficult to implement, so parser generators are recommended. 5.2) Visitor Pattern The visitor pattern is a design pattern that is commonly used in object-oriented programming to separate algorithms from the objects they operate on. The idea behind the pattern is to create a separate class (the visitor) that can traverse a complex object structure and perform operations on its elements. In the context of compilers, the visitor pattern can be used to implement the different phases of a compiler as separate visitor dassess. For example, a lexer could be implemented as a visitor that traverses the source code and generates a stream of tokens, while a parser could be implemented as another visitor that takes this stream of tokens and generates an abstract syntax tree (AST). 6) Code Generation 1) The language: data Stat = Assign Name Exp Scat Stat TransOplimm Tr	Rather than moving into registers first and then doing work. We simply add new AddImm, SubImm, etc data types. The translatefunctions for these are very simple. 2) Dealing with Bounded Numbers of Registers 1) Accumulator machines have 1 registers We store the accumulated value in there. 2) Combine the register and accumulator approach: Use registers as normal, and when we run out of registers take the Accumulator machine approach. Our only code change from the before is the BinOp case with two exprs in transExp (and we pass in the register we want to store on in transExp): (final case) transExp (BinOp op e1 e2) r r == maxReg = transExp e2 r ++ [transExpe (BinOp op e1 e2) r r += maxReg = transExp e1 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ [transExpe e2 r ++ [transExpe e2 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ [translateOpStack op r] otherwise = transExp e2 r ++ [translateOpStack op r] otherwise = translateOpStack op r] otherwise1	Need to know where parameters are when passed. (f(x) + 1) + (1 + (a + j)) Which side of the + should be evaluated first depends on the context (e.g registers that need to be saved at the call site, and registers used by the callee, calling convention). 7.2.1) Infeasible Control Path Problem. 8.2.2) Caller and Callee Saving. 8.2.2) Caller Saved: Save registers used by the caller in case the callee dobbers them. 9.2.3 New sear registers by caller that callee also uses, call method, restore used registers by caller that callee also uses, call method, restore used registers by caller that callee also uses, call method, restore used registers that the callee uses. 9.2) Callee Saved: Save registers that the callee uses only. (e.g: In the called method, save registers that the callee uses if they are also used by the caller – at the end of our method restore them. Problem: We have to know what registers the caller uses. 7.2.3) In 3.2 Calling Convention solves this 7.3.1 Registers Allocation by Graph Colouring 1) Use simple traversal to generate intermediate code Temporary values are always saved in a named location. (e.g to). This way we can consider all values including intermediate ones.	1. Generate code using temporaries TO instead of regs. 2. For each temporary T., find T/; live range – set of instructions for which T, must reside in a register. 3. If liveRange(Ti) intersects liveRange(T), then they must be allocated to different registers – they interfere. 4. Assemble the Register Inference Graph (RIG). 5. Colour the RIG. If successful replace temporaries with register and generate code. If Graph can't be recoloured, then find a temporary to spill, retry. Num colours = regs. data CFG = ControllFlowGaph (CFGNode) data CFGNode = Node ld Instruction [Register] [Register] [Id] type Id = Int	Informal Algorithm Initialise ReachIn(n) and ReachOut(n) to { } Iterate, updating ReachIn(n) and ReachOut(n) using definitions above, until convergence. At each step, the sets increase in size From our reaching definitions, we can reduce each set to the relevant reaching definitions, by considering only the reachins that are actually used by the instruction (for operands) Lines of Code Reaching definitions (RDs) Relevant RDs 1. x=1	class Address { } int Age; double Calc(int Age, strip) Name, Address Addr) (} Age Age Age Age Address Addr) (} Age Address Address Age Age A
can't deal with left recursion. Bottom-up Parsing The grammar's productions are used right → left. Input is compared against the right hand side to produce a non-terminal on the left. Parsing is complete when the whole input is replaced by the start symbol. Bottom up parsers are difficult to implement, so parser generators are recommended. 5.2 Visitor Pattern The visitor pattern is a design pattern that is commonly used in object-oriented programming to separate algorithms from the objects they operate on. The idea behind the pattern is to create a separate class (the visitor) that can traverse a complex object structure and perform operations on its elements. In the context of compilers, the visitor pattern can be used to implement the different phases of a compiler as separate visitor dasses. For example, a lexer could be implemented as a visitor that traverses the source code and generates a stream of tokens, while a parser could be implemented as another visitor that takes this stream of tokens and generates an abstract syntax tree (AST). 6) Code Generation 1) The language: data Exp = BinOp Op Exp Exp transCoplimm transOplimm t	Rather than moving into registers first and then doing work. We simply add new AddImm, SubImm, etc data types. The translateFunctions for these are very simple. 2) Dealing with Bounded Numbers of Registers 1) Accumulator machines have 1 register. We store the accumulator anachines have 1 register. We store the accumulator anachines have 1 register. We store the accumulator anachine approach. 2) Combine the register and accumulator approach: Use registers as normal, and when we run out of registers take the Accumulator machine approach. Our only code change from the before is the BinOp case with two exprs in transExp (and we pass in the register we want to store on in transExp): (final case) I r == maxReg = transExp e2 r ++ [translateOpStack op r] I otherwise = transExp e1 r++ [translateOpStack op r] I otherwise = transExp e1 r++ transExp e2 (r+1) ++ [translateOpstack op r] I otherwise = transExp e1 r++ transExp e2 (r+1) ++ [translateOp op r (r+1)] SaveRegs unusedRs = [Mov Reg x) Push x<- usedRs] where revUsedRs = reverse (allregs \ unusedRs) "EstoreRegs unusedRs = [mov Pop (Reg x) x<- revUsedRs] where revUsedRs = reverse (allregs \ unusedRs) Caller-Saved **Weax **W	Need to know where parameters are when passed. $(f(x)+1)+(1\cdot(a+j))$ Which side of the + should be evaluated first depends on the context (e.g registers that need to be saved at the call site, and registers used by the callee, calling convention). 7.2.1) Infeasible Control Path Problem Control Flow Graphs capture control flow inside functions and methods but not between them. We could have infeasible paths as follows: $(a,b,fi invalid, a,d,e,c invalid due to how return works)$ 7.2.2) Caller and Callee Saving We must enforce a calling convention to ensure registers are not dobbered (e.g non-argumentor return registers are not dobbered (e.g non-argumentor return registers are not dobbered (e.g non-argumentor return registers are dranged). 1) Caller Saved: save registers used by the caller in case the callee dobbers them. (e.g: Save used registers by caller that callee also uses, call method, restore used registers by caller that callee also uses. Problem: We have to know what registers the callee uses only, (e.g. In the called method, save registers that the callee uses if they are also used by the caller – at the end of our method restore them. Problem: We have to know what registers the Callee saved: Saved is Save for the caller by the caller of our method restore them. Problem: We have to know what registers the Caller Saved: Stack Folter Frame Pointer Webx Wesi Wesi Galler Saved: Saved Folter Frame Pointer Webx Wesi Wesi Saved In a named location. (e.g. to). This way we can consider all values including intermediate ones. 2) Construct an Interence Graph each node is a temporary location, each edge connects simultaneously	1. Generate code using temporaries TO instead of regs. 2. For each temporary T., find T;'s live range – set of instructions for which T, must reside in a register. 3. If liveRange(Ti) intersects liveRange(T) then they must be allocated to different registers – they interfere. 4. Assemble the Register Inference Graph (RIG). 5. Colour the RIG. If successful replace temporaries with register and generate code. If Graph can't be recoloured, then find a temporary to spill, retry. Num colours = regs. data CFG – ControlFlowGraph (CFGNode) data CFGNode = Node ld Instruction (Register) [Register] [Id] type Id = Int T int house – kedfs ^succes data Register = D Int T int house for the Nodes in our graph. The nodes contain an ID, an instruction, the temporaries used by the instruction, and the ones defined by it, and the successors (the ids after the node – edges). First we build the CFG. Things to note 1) Succs refers to all the possible paths that can be taken from the cument node – e.g IR Code, CFG (line, instruction, uses, defs, succes): Bra L2 1 Bra L2 [[10] L1: cmp b a 2 cmp b a b [b, a] [3] bg L3 3 bg L3 3 bg L3 3 bg L3 3 bg L3 [] [4, 8] mul #7 a 4 mul #7 a [a] [a] [5] mov a b 5 mov a b 6 add #1 b [b] [6] add #1 b 6 add #1 b [6] [7] bra L4 7 bra L4 [1] [10] L3: mov b a 8 mov b a [6] [6] [7] sub #1 a [9] sub #1 a [9] sub #1 a [9] [10] L4: L2: Cmp b #10 10 cmp b #10 [b] [11]	Informal Algorithm Initialise ReachIn(n) and ReachOut(n) to { } Iterate, updating ReachIn(n) and ReachOut(n) using definitions above, until convergence. At each step, the sets increase in size From our reaching definitions, we can reduce each set to the relevant reaching definitions, by considering only the reachins that are actually used by the instruction (for operands) Lines of Code Reaching definitions (RDs) Relevant RDs 1. x=1	class Address { } int Age; double Calc(int Age, string Name, Address Addr) { } 1) Our Top Level Symbol Table is pre- loaded with all the identifier entries for globally visible ident ifiers, e.g. standard types, constants, func We can see string, int, double and A in our top level symbol table, each with a pointer to some type token e.g. : INT(min=-2147483648, max=+2147483647)) 2) We then have a symbol table (as a child) for each package, and then for each function in that package. Those symbol tables have entries pointing to definition objects represent types). Our check functions then look like this (when using a symbol table): int Age class VariableDeclAST: String hypename
can't deal with left recursion. Bottom-up Parsing The grammar's productions are used right → left. Input is compared against the right hand side to produce a non-terminal on the left. Parsing is complete when the whole input is replaced by the start symbol. Bottom up parsers are difficult to implement, so parser generators are recommended. 5.2 Visitor Pattern The visitor pattern is a design pattern that is commonly used in object-oriented programming to separate algorithms from the objects they operate on. The idea behind the pattern is to create a separate class (the visitor) that can traverse a complex object structure and perform operations on its elements. In the context of compilers, the visitor pattern can be used to implement the different phases of a compiler as separate visitor dasses. For example, a lexer could be implemented as a visitor that traverses the source code and generates a stream of tokens, while a parser could be implemented as another visitor that takes this stream of tokens and generates an abstract syntax tree (AST). 6) Code Generation 1) The language: data Stat = Assign Name Exp transOplimm transO	Rather than moving into registers first and then doing work. We simply add new AddImm, SubImm, etc data types. The translatefunctions for these are very simple. 2) Dealing with Bounded Numbers of Registers 1) Accumulator machines have 1 registers We store the accumulated value in there. 2) Combine the register and accumulator approach: Use registers as normal, and when we run out of registers take the Accumulator machine approach. Our only code change from the before is the BinOp case with two exprs in transExp (and we pass in the register we want to store on in transExp): (final case) transExp (BinOp op e1 e2) r r == maxReg = transExp e2 r ++ [transExpe (BinOp op e1 e2) r r += maxReg = transExp e1 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ [transExpe e2 r ++ [transExpe e2 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ [translateOpStack op r] otherwise = transExp e2 r ++ [translateOpStack op r] otherwise = translateOpStack op r] otherwise1	Need to know where parameters are when passed. (f(x) + 1.) + (1 + (a + j)) Which side of the + should be evaluated first depends on the context (e.g registers that need to be saved at the call site, and registers used by the callee, calling convention). 7.2.1) Infeasible Control Path Problem. Control Flow Graphs capture control flow inside functions and methods but not between them. We could have infeasible paths as follows: (a,b,f invalid, a,d,e,c invalid due to how return works). 7.2.2) Caller and Callee Saving. We must enforce a calling convention to ensure registers are not clobbered (e.g. non-argument or return registers are not clobbered (e.g. non-argument or return registers are danged). 1) Caller Saved: save registers used by the caller in case the callee dobbers them. (e.g.: Save used registers by caller that callee also uses, call method, restore used registers by caller that callee also uses, call method, restore used registers by caller that callee also uses, call method, restore used registers that the callee uses only. (e.g.: In the called method, save registers that the callee uses if they are also used by the caller – at the end of our method restore them. Problem: We have to know what registers the called uses.) 7.2.3) In Calles Saved: Stack Pointer Frame Pointer Seeby (Seeby Scalles Convention solves this Calles Saved: Since are always saved in a named location, (e.g. flo.).). This way we can consider all values including intermediate ones.	1. Generate code using temporaries TO instead of regs. 2. For each temporary T., find T/; S live range – set of instructions for which T, must reside in a register. 3. If liveRange(T) intersects liveRange(T) then they must be allocated to different registers – they interfere. 4. Assemble the Register Inference Graph (RIG). 5. Colour the RIG. If successful replace temporaries with register and generate code. If Graph can't be recoloured, then find a temporary to spill, retry. Num colours = regs. data CFG = ControllFlowGaph (CFGNode) data CFGNode = Node ld Instruction [Register] [Id] type Id = Int	Informal Algorithm Initialise ReachIn(n) and ReachOut(n) to { } Iterate, updating ReachIn(n) and ReachOut(n) using definitions above, until convergence. At each step, the sets increase in size From our reaching definitions, we can reduce each set to the relevant reaching definitions, we can reduce each set to the relevant reaching definitions, by considering only the reachins that are actually used by the instruction (for operands) Lines of Code Reaching definitions (RDs) Relevant RDs 1.x=1	class Address { } int Age; double Calc(int Age, strip) Name, Address Addr) (} Age Address Addr) (} Address Addr) (} A Our Top Level Symbol Table is preloaded with all the identifier entries for globally visible ident- filers, eq: Standard types, constants, func We can see string, int, double and A in our top level symbol table (as a child) for each package, and then for each function in that package. Those symbol table (as a child) for each package, and then for each function in that package. Those symbol tables have entries pointing to definition objects as well (all these definition objects represent types). Our check functions then look like this (when using a symbol table): int Age class VariableDeclAST: String hypename Variable words: # Syntactic attribute * Syntactic attribute def Check(): # ST is the current Symbol Table
can't deal with left recursion. Bottom-up Parsing The grammar's productions are used right → left. Input is compared against the right hand side to produce a non-terminal on the left. Parsing is complete when the left. Parsing is complete when the whole input is replaced by the start symbol. Bottom up parsers are difficult to implement, so parser generators are recommended. 5.2) Visitor Pattern The visitor pattern is a design pattern that is commonly used in object-oriented programming to separate algorithms from the object structure and perform operations on its elements. In the context of compilers, the visitory that can traverse a complex object structure and perform operations on its elements. In the context of compilers, the visitor pattern can be used to implement the different phases of a compiler as separate visitor dasses. For example, a lever could be implemented as a visitor that traverses the source code and generates a stream of tokens and generates an abstract syntax tree (AST). 6) Code Generation 1) The language: data Exp = Bin(Op Op Exp transExp transOplimm	Rather than moving into registers first and then doing work. We simply add new AddImm, SubImm, etc data types. The transiateFunctions for these are very simple. 2) Dealing with Bounded Numbers of Registers 1) Accumulator machines have 1 register. We store the accumulated value in there. 2) Combine the register and accumulator approach: Use registers as normal, and when we run out of registers take the Accumulator machine approach. Our only code change from the before is the BinOp case with two express in transExp (and we pass in the register we want to store on in transExp): (final case) transExp (BinOpop e1 e2) r r == maxReg = transExp e2 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ [translateOpStack op r] otherwise = translate e1 r ++ [translateOpStack op r] otherwise = translate e1 r ++ [translateOpStack op r] otherwise = translate e1 r ++ [translateOp	Need to know where parameters are when passed. (f(x) + 1) + (1 + (a + j)) Which side of the + should be evaluated first depends on the context (e.g registers that need to be saved at the call site, and registers used by the callee, calling convention). 7.2.1) Infeasible Control Path Problem. 8.2.2) Caller as Callee Saving. 8.2.2) Caller and Callee Saving. 8.2.2) Caller and Callee Saving. 8.2.2) Caller and Callee Saving. 8.2.2) Caller Saved: save registers used by the caller in case the callee dobbers them. 9.3.2 Caller Saved: save registers by caller that callee also uses, call method, restore used registers by caller that callee also uses. 9.2) Callee Saved: Save registers that the callee uses only. (e.g.: The called method, save registers that the callee uses.) 2) Callee Saved: Save registers that the callee uses only. (e.g.: In the called method, save registers that the calle uses if they are also used by the caller – at the end of our method restore them. Problem: We have to know what registers 7.2.3) Register Allocation by Graph Colouring. 1) Use simple traversal to generate intermediate code Temporary values are always saved in a named location. (e.g. 10). This way we can consider all values including intermediate ones. 2) Construct an Inference Graph each node is a temporary location, each edge connects simultaneously live locations. Registers that be different colours (different	1. Generate code using temporaries TO… instead of regs. 2. For each temporary T, find T; Is live range – set of instructions for which T, must reside in a register. 3. If liveRange(Ti) intersects liveRange(T) then they must be allocated to different registers – they interfere. 4. Assemble the Register Inference Graph (RIG). 5. Colour the RIG. If successful replace temporaries with register and generate code. If Graph can't be recoloured, then find a temporary to spill, retry. Num colours – regs. data CFG – ControlFlowGraph (CFGNode) data CFGNode = Node fol Instruction (Register) [Register] [Id] type Id = Int	Informal Algorithm Initialise ReachIn(n) and ReachOut(n) to { } Iterate, updating ReachIn(n) and ReachOut(n) using definitions above, until convergence. At each step, the sets increase in size From our reaching definitions, we can reduce each set to the relevant reaching definitions, by considering only the reachins that are actually used by the instruction (for operands) Lines of Code Reaching definitions (RDs) Relevant RDs 1. x=1	class Address { } int Age; double Calc(int Age, string Name, Address Addr) { } 1) Our Top Level Symbol Table is pre- leaded with all the identifier entries for globally visible ident- fiers, e.g. is standard types, constants, func We can see string, int, double and A in our top level symbol table, each with a pointer to some type token e.g. INT(min=-2147483648, max=+2147483647)) 2) We then have a symbol table (as a child) for each package, and then for each function in that package. Those symbol tables have entries pointing to definition objects as well (all these definition objects represent types). Our check functions then look like this (when using a symbol table): int Age class VariableDeclAST: String typename VARIABLE variable **Syntactic attribute* **Syntactic attribute* **Syntactic attribute* **Syntactic attribute* **String typename* VARIABLE variable **Syntactic attribute* **String typename* VARIABLE variable **Syntactic attribute* **String typename* **Syntactic attribute* **String typename* **Syntactic attribute* **String typename* **VARIABLE variable **String typename* **VARIABLE variable **String typename* **VARIABLE variable **String typename* **Syntactic attribute* **String typename* **VARIABLE variable **String typename* **Syntactic attribute* **String typename* **Syntactic attribute* **String typename* **Syn
can't deal with left recursion. Bottom-up Parsing The grammar's productions are used right → left. Input is compared against the right hand side to produce a non-terminal on the left. Parsing is complete when the whole input is replaced by the start symbol. Bottom up parsers are difficult to implement, so parser generators are recommended. 5.21 Visitor Pattern The visitor pattern is a design pattern that is commonly used in object-oriented programming to separate algorithms from the objects they operate on. The idea behind the pattern is to create a separate class (the visitor) that can traverse a complex object structure and perform operations on its elements. In the context of compilers, the visitor pattern can be used to implement the different phases of a compiler as separate visitor dasses. For example, a lexer could be implemented as a visitor that traverses the source code and generates a stream of tokens, while a parser could be implemented as a visitor that traverses the source code and generates a stream of tokens, and generates an abstract syntax tree (AST). 6) Code Generation 1) The language: data Exp = BinOQ D Exp Exp Stat transOplimm it transOplimm	Rather than moving into registers first and then doing work. We simply add new AddImm, SubImm, etc data types. The transiateFunctions for these are very simple. 2) Dealing with Bounded Numbers of Registers 1) Accumulator machines have 1 register. We store the accumulated value in there. 2) Combine the register and accumulator approach: Use registers as normal, and when we run out of registers take the Accumulator machine approach. Our only code change from the before is the BinOp case with two exprs in transExp (and we pass in the register we want to store on in transExp): (final case) transExp (BinOpo p e1 e2) r r == maxReg = transExp e2 r ++ [Fush r] ++ transExp e1 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ [translateOpStack op r] otherwise = translate op r + r	Need to know where parameters are when passed. (f(x) + 1.) + (1 + (a + j)) Which side of the + should be evaluated first depends on the context (e.g registers that need to be saved at the call site, and registers used by the callee, calling convention). 7.2.1) Infeasible Control Path Problem. Control Flow Graphs capture control flow inside functions and methods but not between them. We could have infeasible paths as follows: (a,b,f invalid, a,d,e,c invalid due to how return works). 7.2.2) Caller and Callee Saving. We must enforce a calling convention to ensure registers are not clobbered (e.g. non-argument or return registers are danged). 1) Caller Saved: save registers used by the caller in case the callee diobbers them. (e.g.: Save used registers by caller that callee also uses, call method, restore used registers by caller that callee also uses, call method, restore used registers by caller that callee also uses, call method, restore used registers that the callee uses; 2) Callee Saved: Save registers that the callee uses only, (e.g.: In the called method, save registers that the callee uses if they are also used by the caller – at the end of our method restore them. Problem: We have to know what registers the caller uses.) 7.2.3) Register Allocation by Graph Colouring 1) Use simple traversal to generate intermediate code Temporary values are always saved in a named location, (e.g. 10). This way we can consider all values including intermediate once in the called that the registers in the mode is a temporary location, each edge connects simultaneously live locations. Registers that the dos simultaneously live locations. Registers that the dos simultaneously live locations. Registers that the dos simultaneously live locations.	1. Generate code using temporaries TO instead of regs. 2. For each temporary T., find T;'s live range – set of instructions for which T, must reside in a register. 3. If liveRange(T,) intersects liveRange(T) then they must be allocated to different registers – they interfere. 4. Assemble the Register Inference Graph (RIG). 5. Colour the RIG. If successful replace temporaries with register and generate code. If Graph can't be recoloured, then find a temporary to spill, retry. Num colours = regs. data CFG = ControlFlowGraph (CFGNode) data CFG = CF	Informal Algorithm Initialise ReachIn(n) and ReachOut(n) to { } Iterate, updating ReachIn(n) and ReachOut(n) using definitions above, until convergence. At each step, the sets increase in size From our reaching definitions, we can reduce each set to the relevant reaching definitions, we can reduce each set to the relevant reaching definitions, by considering only the reachins that are actually used by the instruction (for operands) Lines of Code Reaching definitions (RDs) Relevant RDs 1. x=1	class Address { } int Age; double Calc(int Age, strip Name, Address Addr) { } 1) Our Top Level Symbol Table is pre- loaded with all the identifier entries for globally visible ident iffers, eg; standard types, constants, func We can see string, int, double and A in our top level symbol table, each with a pointer to some type token e.g. INT(min=-2147483648, max=+2147483647)) 2) We then have a symbol table (as a child) for each package, and then for each function in that package. Those symbol table (as a child) for each package, and then for each function in that package. Those symbol tables have entries pointing to definition objects as well (all these definition objects represent types). Our check functions then look like this (when using a symbol table): int Age class VariableDeciAST: String typename Variable wordby # Syntactic attribute **String typename** Variable wordby # Syntactic attribute def Check(): # ST is the current Symbol Table if T = Nose: error("unknown type %a" % hypename) elif ! T isstraceof Type: error("Ka is not a type" % hypename) elif ! T isstraceof Type: error("Ka is not a type" % hypename) elif ! T isstraceof Type: error("Ka is already declared" % unrame; elif ! T isstraceof Type: error("Ka is already declared" % unrame; else wordby = now Variable(T) # wordb) now bolds are reference to T ST. add (varname, wordb) # add to symbol table We just assume that these functions (isDeclarable, assignCompatible(typeLHS, typeRHS) exist). 3) Stack Mem Alloc: When calling a function, and we're in the middle of it, from top to bottom of the stack (growing down): we have the return params fields at the top, then the passed in
can't deal with left recursion. Bottom-up Parsing The grammar's productions are used right — left. Input is compared against the right hand side to produce a non-terminal on the left. Parsing is complete when the whole input is replaced by the start symbol. Bottom up parsers are difficult to implement, so parser generators are recommended. 5.2) Visitor Pattern The visitor pattern is a design pattern that is commonly used in object-oriented programming to separate algorithms from the objects they operate on. The idea behind the pattern is to create a separate class (the visitor) that can traverse a complex object structure and perform operations on its elements. In the context of compilers, the visitor pattern can be used to implement the different phases of a compiler as separate visitor dasses. For example, a lexer could be implemented as a visitor that traverses the source code and generates a stream of tokens, while a parser could be implemented as another visitor that takes this stream of tokens and generates an abstract syntax tree (AST). 6) Code Generation 1) The language: data Exp = BinOp Op Exp Exp transCoplimm transOplimm tran	Rather than moving into registers first and then doing work. We simply add new AddImm, SubImm, etc data types. The translatefunctions for these are very simple. 2) Dealing with Bounded Numbers of Registers 1) Accumulator machines have 1 register. We store the accumulator anachines have 1 register. We store the accumulator anachines have 1 register. We store the accumulator anachine approach. 2) Combine the register and accumulator approach: Use registers as normal, and when we run out of registers take the Accumulator machine approach. Our only code change from the before is the BinOp case with two exprs in transExp (and we pass in the register we want to store on in transExp): ((inal case) Ir == maxReg = transExp e2 r ++ ([translateOpStack op r] I otherwise = transExp e1 r++ ([translateOpStack op r] I otherwise = transExp e1 r++ transExp e2 (r+1) ++ ([translateOpStack op r] I otherwise = transExp e1 r++ transExp e2 (r+1) ++ ([translateOpStack op r] SaveRegs unusedRs = [Mov (Reg x) x <- revUsedRs] where revUsedRs = reverse (allRegs \unusedRs) Where revUsedRs = reverse (allRegs \unusedRs) Caller-Saved Weax	Need to know where parameters are when passed. (f(x) + 1.) + (1 + (a + j)) Which side of the + should be evaluated first depends on the context (e.g registers that need to be saved at the call site, and registers used by the callee, calling convention). 7.2.1) Infeasible Control Path Problem. Ontrol Flow Graphs capture control flow inside functions and methods but not between them. We could have infeasible paths as follows: (a),bf invalid, a,d,e,c invalid due to how return works). 7.2.2) Caller and Callee Saving. We must enforce a calling convention to ensure registers are not clobbered (e.g. non-argument or return registers are danged). 1) Caller Saved: save registers used by the caller in case the callee dobbers them. (e.g.: Save used registers by caller that callee also uses, call method, restore used registers by caller that callee also uses only (e.g. in the called method, save registers that the callee uses only (e.g. in the called method, save registers that the callee uses only (e.g. in the called method, save registers that the callee uses of the caller also used the parameter of the caller at the end of our method restore them. Problem: We have to know what registers the caller uses.) 7.2.3) 1A 32 Calling Convention solves this Callee Saved Save registers that the callee also uses from method restore them. Problem: Prame Pointer 7.2.3) 1A 32 Calling Convention solves this Callee Saved Save registers that the caller at the end of our method restore them. Problem: We have to know what registers the caller uses.)	1. Generate code using temporaries TD instead of regs. 2. For each temporary T., find T/s live range – set of instructions for which T, must reside in a register. 3. If liveRange(Ti) intersects liveRange(T) then they must be allocated to different registers – they interfere. 4. Assemble the Register Inference Graph (RIG). 5. Colour the RIG. If successful replace temporaries with register and generate code. If Graph can't be recoloured, then find a temporary to spill, retry. Num colours – regs. data CFG – ControlFlowGraph (CFGNode) data CFGNode – Node Id Instruction (Register) [Register] [Id] type Id = Int T Int buildCFG: I[Instruction] > CFG list of Nodes in our graph. The nodes contain an ID, an instruction, the temporaries used by the instruction, and the ones defined by it, and the successors (the lids after the node – edges). First we build the CFG. Things to note 1) Succs refers to all the possible paths that can be taken from the current node – eg IR Code, CFG (line, instruction, uses, defs, succs): Bra L2 1 Bra L2 [] [10] EL: cmpb a 2 cmpb a [b, a] [3] bge L3 3 bge L3 [] [4, 8] mul #7 a 4 mul #7 a [a] [a] [5] mov a b 5 mov a b [a] [b] [6] add #1 b 6 add #1 b [b] [b] [7] bra L4 7 bra L4 [] [] [10] L4: L2: Cmpb #10 10 cmpb #10 [b] [11] Bit L1 [] [2, 12] I) Point: any location between adjacent nodes. 2) Path: a sequence of points traversing through CFG.	Informal Algorithm Initialise ReachIn(n) and ReachOut(n) to { } Iterate, updating ReachIn(n) and ReachOut(n) using definitions above, until convergence. At each step, the sets increase in size From our reaching definitions, we can reduce each set to the relevant reaching definitions, by considering only the reachins that are actually used by the instruction (for operands) Lines of Code Reaching definitions (RDs) Relevant RDs 1. x=1	package A class Address { } int Age; double Calc(int Age, string Name, Address Addr) { } 1) Our Top Level Symbol Table is pre- toaded with all the identifier entries for globally visible ident- fifers, e.g.; standard types, constants, func We can see string, int, double and A in our top level symbol table, each with a pointer to some type token e.g.: INT(min=-2147483648, max=+2147483647)) 2) We then have a symbol table (as a child) for each package, and then for each function in that package. Those symbol table have entries pointing to definition objects represent types). Our check functions then look like this (when using a symbol table): Int Age class VariablebeclaST: String typenome **Syntactic attribute **Syntactic attribute String typenome **Syntactic attribute String typenome **Syntactic attribute **Syntactic attribute String typenome **Syntactic attribute **Syntactic attribute String typenome **Syntactic attribute **Syntactic at
can't deal with left recursion. Bottom-up Parsing The grammar's productions are used right → left. Input is compared against the right hand side to produce a non-terminal on the left. Parsing is complete when the whole input is replaced by the start symbol. Bottom up parsers are difficult to implement, so parser generators are recommended. 5.2) Visitor Pattern The visitor pattern is a design pattern that is commonly used in object-oriented programming to separate algorithms from the objects they operate on. The idea behind the pattern is to create a separate class (the visitor) that can traverse a complex object structure and perform operations on its elements. In the context of compilers, the visitor pattern can be used to implement the different phases of a compiler as separate visitor classes. For example, a lexer could be implemented as another visitor that traverses the source code and generates a stream of tokens, while a parser could be implemented as another visitor that takes this stream of tokens and generates an abstract syntax tree (AST). 6) Code Generation 1) The language: data Exp = Bin(D) Op Exp Exp transCp Jimm transOplimm transO	Rather than moving into registers first and then doing work. We simply add new AddImm, SubImm, etc data types. The transiateFunctions for these are very simple. 2) Dealing with Bounded Numbers of Registers 1) Accumulator machines have 1 register. We store the accumulator and hines have 1 register. We store the accumulator and when we run out of registers at normal, and when we run out of registers take the Accumulator machine approach. Our only code change from the before is the BinOp case with two exprs in transExp (and we pass in the register we want to store on in transExp): (final case) Ir == maxReg = transExp e2 r ++ [transExp (BinOp op e1 e2) r r == maxReg = transExp e2 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ [translateOpStack op r] otherwise = translate e1 r ++ [translateOpStack op r] otherwise = translate e1 r ++ [translateOpStack op r] otherwise = translate e1 r ++ [translateOpStack op r] otherwise = translate e1 r +	Need to know where parameters are when passed. (f(x) + 1) + (1 + (a + j)) Which side of the + should be evaluated first depends on the context (e.g registers that need to be saved at the call site, and registers used by the callee, calling convention). 7.2.1) Infeasible Control Path Problem. 8.2.2) Caller and Callee Saving. 8.2.3) Caller Saved: Save registers used by the caller in case the callee dobbers them. 9.2.3 Evaluate and Callee Saving. 1.3 Caller Saved: Save registers used by the caller in case the callee dobbers them. 9.2.3 Evaluate registers by caller that callee also uses, call method, restore used registers by caller that callee also uses, call method, restore used registers by caller that callee also uses, call method, restore used registers that the callee uses. 2.3 Callee Saved: Save registers that the callee uses only. (e.g: in the called method, save registers that the callee uses if they are also used by the caller – at the end of our method restore them. Problem: We have to know what registers the caller uses.) 7.2.3.1 Registers that convention solves this 7.3.1 Registers Allocation by Graph Colouring 1) Use simple traversal to generate intermediate code Temporary values are always saved in a named location. (e.g. t0). This way we can consider all values including intermediate ones. 2) Construct an Inference Graph each node is a temporary location, each edge connects simultaneously itse locations. Registers that ended to simultaneously itse locations. Registers that ended to simultaneously store values must be different colours (different registers). 3) Attempt To Colour Nodes: If colouring is not possible spilling occurs.	1. Generate code using temporaries TO instead of regs. 2. For each temporary T _i find T _i Silve range – set of instructions for which T _i must reside in a register. 3. If liveRange(T _i) intersects liveRange(T _i) then they must be allocated to different registers – they interfere . 4. Assemble the Register Inference Graph (RIG). 5. Colour the RIG. If successful replace temporaries with register and generate code. If Graph can't be recoloured, then find a temporary to spill, retry. Num colours = regs. data CFG = ControlFlowGraph (CFGNode) data CFG = ControlFlowGraph (DFGNode) hotel of instruction (Register) [Register] [Id] type Id = Int	Informal Algorithm Initialise ReachIn(n) and ReachOut(n) to { } Iterate, updating ReachIn(n) and ReachOut(n) using definitions above, until convergence. At each step, the sets increase in size From our reaching definitions, we can reduce each set to the relevant reaching definitions, by considering only the reachins that are actually used by the instruction (for operands) Lines of Code Reaching definitions (RDs) Relevant RDs 1. x=1	class Address { } int Age; double Calc(int Age, strip Name, Address Addr) { } 1) Our Top Level Symbol Table is pre- loaded with all the identifier entries for globally visible ident iffers, eg; standard types, constants, func We can see string, int, double and A in our top level symbol table, each with a pointer to some type token e.g. INT(min=-2147483648, max=+2147483647)) 2) We then have a symbol table (as a child) for each package, and then for each function in that package. Those symbol table (as a child) for each package, and then for each function in that package. Those symbol tables have entries pointing to definition objects as well (all these definition objects represent types). Our check functions then look like this (when using a symbol table): int Age class VariableDeciAST: String typename Variable varDby # Syntactic attribute def Check(): # Syntactic attribute def Check(): # ST is the current Symbol Table if T = Nose: error("unknown type %s" % typename) elif ! T isstanceof Type: error("Ka is not a type" % typename) elif ! T isstanceof Type: error("Ka is not a type" % typename) elif ! T isstanceof Type: error("Ka is already declared" % typename) elif ! T isstanceof Type: error("Ka is already declared" % typename) elif ! T isstanceof Type: error("Ka is already declared" % typename) elif ! T isstanceof Type: error("Ka is already declared" % typename) elif ! T isstanceof Type: error("Ka is already declared" % typename) elif ! T isstanceof Type: error("Ka is already declared" % typename) elif ! T isstanceof Type: error("Ka is already declared" % typename) elif ! T isstanceof Type: error("Ka is already declared" % typename) elif ! T isstanceof Type: error("Ka is already declared" & typename) elif ! T isstanceof Type: error("Ka is already declared" & typename) elif ! T isstanceof Type: error("Ka is already declared" & typename) elif ! T isstanceof Type: error("Ka is already declared" & typename) elif ! T isstanceof Type: error("Ka is already declared" & typename) elif ! T isstanceof Type: er
can't deal with left recursion. Bottom-up Parsing The grammar's productions are used right → left. Input is compared against the right hand side to produce a non-terminal on the left. Parsing is complete when the whole input is replaced by the start symbol. Bottom up parsers are difficult to implement, so parser generators are recommended. 5.2) Visitor Pattern The visitor pattern is a design pattern that is commonly used in object-oriented programming to separate algorithms from the object structure and perform operations on its elements. In the context of compilers, the visitory that can traverse a complex object structure and perform operations on its elements. In the context of compilers, the visitor pattern can be used to implemented diasess. For example, a lever could be implemented as a visitor that traverses the source code and generates a stream of tokens, while a parser could be implemented as another visitor that takes this stream of tokens and generates an abstract syntax tree (AST). 6) Code Generation 1) The language: data Exp = Bin(Op Op Exp Indent Name Const Int data Op = Plus Minus Timutype Name = Char? 2) Assembly Instructions: data Instruction = Add Sub Mul Div Pushlimm Int With commutative ope Wishelm with the commutative ope Pushlimm Int	Rather than moving into registers first and then doing work. We simply add new AddImm, SubImm, etc data types. The transiateFunctions for these are very simple. 2) Dealing with Bounded Numbers of Registers 1) Accumulator machines have 1 register. We store the accumulated value in there. 2) Combine the register and accumulator approach: Use registers as normal, and when we run out of registers take the Accumulator machine approach. Our only code change from the before is the BinOp case with two express in transExp (and we pass in the register we want to store on in transExp): (final case) transExp (BinOpop e1 e2) r r == maxReg = transExp e2 r ++ [transExp (BinOpop e1 e2) r r == maxReg = transExp e1 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ [translateOpStack op r] otherwise = transExp e1 r ++ [transOpImm op n] otherwise = transExp e1 r ++ [transOpImm op n] otherwise = transExp e1 r ++ [transOpImm op n] otherwise = transExp e1 r ++ [transOpImm op n] otherwise = transExp e1 r ++ [transOpImm op n] otherwise = transExp e1 r ++ [transOpImm op n] otherwise = transExp e1 r ++ [transOpImm op n] otherwise = transExp e1 r ++ [transOpImm op n] otherwise = transExp e2 r ++ [transOpImm op n] otherwise = transExp e2 r ++ [transOpImm op n] otherwise = transExp e2 r ++ [transOpImm op n] otherwise = transExp e2 r ++ [transOpImm op n] otherwise = transExp e3 r ++ [transOpImm op n] otherwise = transExp e4 r ++ [transOpImm op n] otherwise = transExp e4 r ++ [transOpImm op n] otherwise = transExp e4 r ++ [transOpImm op n] otherwise = transExp e4 r ++ (transOpImm op n) otherwise = transExp e4 r	Need to know where parameters are when passed. (f(x) + 1) + (1 < (a + j)) Which side of the + should be evaluated first depends on the context (e.g registers that need to be saved at the call site, and registers used by the callee, calling convention). 7.2.1) Infeasible Control Path Problem. 7.2.1) Infeasible Control Path Problem or Graphs capture control flow inside functions and methods but not between them. We could have infeasible paths as follows: (a,b,f invalid, a,d,e,c invalid due to how return works). 7.2.2) Caller and Callee Saving. We must enforce a calling convention to ensure registers are not clobbered (e.g non-argumentor return registers are changed). 1) Caller Saved: save registers used by the caller in case the callee dobbers them. (e.g: Save used registers by caller that callee also uses, call method, restore used registers by caller that callee also uses. Problem: We have to know what registers the callee uses.) 2) Callee Saved: Save registers that the callee uses only. (e.g: in the called method, save registers that the callee uses in the yare also used by the caller — at the end of our method restore them. Problem: We have to know what registers the caller uses.) 7.2.3) IA 32 Calling Convention solves this Callee Saved: Stack Fointer Frame Dinter %ebp 7.3) Register Allocation by Graph Colouring 1) Use simple traversal to generate intermediate code Temporary values are always saved in a named location. (e.g to I)). This way we can consider all values including intermediate ones. 2) Construct an Inference Graph each node is a temporary location, each edge connects simultaneously live locations. Registers that need to simultaneously live locations. Registers that need to simultaneously live locations. Registers that need to simultaneously live locations used by the remove). (b) Redo the analysis	1. Generate code using temporaries TD instead of regs. 2. For each temporary T, find T,'s live range - set of instructions for which T, must reside in a register. 3. If liveRange(T) intersects liveRange(T) then they must be allocated to different registers - they interfere. 4. Assemble the Register Inference Graph (RIG). 5. Colour the RIG. If successful replace temporaries with register and generate code. If Graph can't be recoloured, then find a temporary to spill, retry. Num colours = regs. data GG = ControlFlowGraph (CFGNode) data CFGNode = Node ld Instruction [Register] [Ird] type Id = Int	Informal Algorithm Initialise ReachIn(n) and ReachOut(n) to { } Iterate, updating ReachIn(n) and ReachOut(n) using definitions above, until convergence. At each step, the sets increase in size From our reaching definitions, we can reduce each set to the relevant reaching definitions, we can reduce each set to the relevant reaching definitions, to considering only the reachins that are actually used by the instruction (for operands) Lines of Code Reaching definitions (RDs) Relevant RDs 1. x=1	package A class Address { } int Age; double Calc(int Age, string Name, Address Addr) { } 1) Our Top Level Symbol Table is pre- coaded with all the identifier entries for globally visible ident- fifers, e.g.; standard types, constants, func We can see string, int, double and A in our top level symbol table, each with a pointer to some type token e.g.; INT(min=-2147483648, max=+2147483647)) 2) We then have a symbol table (as a child) for each package, and then for each function in that package. Those symbol table have entries pointing to definition objects see well (all these definition objects represent types). Our check functions then look like this (when using a symbol table): int Age class Variable-clast: String tymone # Syntactic attribute # Syntactic attribute String tymone # Syntactic attribute # Syntactic attribute String tymone # Syntactic attribute # Syntactic att
can't deal with left recursion. Bottom-up Parsing The grammar's productions are used right — left. Input is compared against the right hand side to produce a non-terminal on the left. Parsing is complete when the whole input is replaced by the start symbol. Bottom up parsers are difficult to implement, so parser generators are recommended. 5.2) Visitor Pattern The visitor pattern is a design pattern that is commonly used in object-oriented programming to separate algorithms from the objects they operate on. The idea behind the pattern is to create a separate class (the visitor) that can traverse a complex object structure and perform operations on its elements. In the context of compilers, the visitor pattern can be used to implement the different phases of a compiler as separate visitor dasses. For example, a lexer could be implemented as a visitor that traverses the source code and generates a stream of tokens, while a parser could be implemented as another visitor that takes this stream of tokens and generates an abstract syntax tree (AST). 6) Code Generation 1) The language: data Exp = BinOQ O pex pex psy transCplimm transOplimm tr	Rather than moving into registers first and then doing work. We simply add new AddImm, SubImm, etc data types. The transiateFunctions for these are very simple. 2) Dealing with Bounded Numbers of Registers 1) Accumulator machines have 1 registers We store the accumulator anachines have 1 registers. We store the accumulator and intered value in there. 2) Combine the register and accumulator approach: Use registers as normal, and when we run out of registers take the Accumulator machine approach. Our only code change from the before is the BinOp case with two exprs in transExp (and we pass in the register we want to store on in transExp): (final case) I r == maxReg = transExp e2 r ++ [transExp (BinOp op e1 e2) r I r == maxReg = transExp e1 r ++ [translateOpStack op r] I otherwise = transExp e1 r ++ transExp e2 (r + 1) ++ transExp e2 (r + 1) ++ transExp e2 (r + 1) ++ transExp e3 musedRs = [Mov (Reg x) valve	Need to know where parameters are when passed. (f(x) + 1.) + (1 + (a + j)) Which side of the + should be evaluated first depends on the context (e.g registers that need to be saved at the call site, and registers used by the callee, calling convention). 7.2.1) Infeasible Control Path Problem. Control Flow Graphs capture control flow inside functions and methods but not between them. We could have infeasible paths as follows: (a), bf invalid, a,d,e,c invalid due to how return works). 7.2.2) Caller and Callee Saving. We must enforce a calling convention to ensure registers are not clobbered (e.g. non-argument or return registers are the callee dobbers them. (e.g.: Save used registers by caller that callee also uses, call method, restore used registers by caller that callee also uses, call method, restore used registers by caller that callee also uses, call method, restore used registers by the caller as uses so repositers the callee uses.) 7.2.20 Callee Saved: Save registers that the callee uses only. (e.g: In the called method, save registers that the callee uses if they are also used by the caller – at the end of our method restore them. Problem: We have to know what registers the caller uses.) 7.2.3.1 A 2.3 calling convention solves this Callee Saved: Save registers that the callee uses only. (e.g.: In the called method, save registers that the callee uses if they are also used by the caller – at the end of our method restore them. Problem: We have to know what registers the caller uses.) 7.3.1 Register Allocation by Graph Colouring 1) Use simple traversal to generate intermediate code Temporary values are always saved in a named location. (e.g fl.)) This way we can consider all values including intermediate once and the called to simultaneously live locations. Registers that need to simultaneously live locations. Registers that the men	1. Generate code using temporaries TD instead of regs. 2. For each temporary T., find T;'s live range – set of instructions for which T, must reside in a register. 3. If liveRange(T,) intersects liveRange(T) then they must be allocated to different registers – they interfere. 4. Assemble the Register Inference Graph (RIG). 5. Colour the RIG. If successful replace temporaries with register and generate code. If Graph can't be recoloured, then find a temporary to spill, retry. Num colours = regs. data CFG – ControlFlowGraph (CFGNode) data CFG – CFG (CFG – CFGNode) data CFG – CFG – CFG – CFGNode – CFG – CFG (CFG – CFGNode) data CFG – CFG (CFG – CFGNode) data CFG – CFG (CFG – CFG – CFG (CFG – CFG (CFG – CFG (CFG – CFG – CFG – CFG (CFG – CFG – CFG – CFG (CFG – CFG – CFG – CFG – CFG – CFG (CFG – CFG – CFG – CFG – CFG (CFG – CFG – C	Informal Algorithm Initialise ReachIn(n) and ReachOut(n) to { } Iterate, updating ReachIn(n) and ReachOut(n) using definitions above, until convergence. At each step, the sets increase in size From our reaching definitions, we can reduce each set to the relevant reaching definitions, we can reduce each set to the relevant reaching definitions, to y considering only the reachins that are actually used by the instruction (for operands) Lines of Code Reaching definitions (RDs) Relevant RDs 1. x=1	package A class Address { } int Age; double Calc(int Age, string Name, Address Addr) { } 1) Our Top Level Symbol Table is pre- loaded with all the identifier entries for globally visible ident- fiers, eg: standard types, constants, func We can see string, int, double and A in our top level symbol table, each with a pointer to some type token e.g: INT(min=-2147483648, max=+2147483647)) 2) We then have a symbol table (as a child) for each package, and then for each function in that package. Those symbol table have entries pointing to definition objects represent types). Our check functions then look like this (when using a symbol table): int Age class VariableDec145T: String bymome **Syntactic attribute String womane **Syntactic attribute **Syntactic attrib
can't deal with left recursion. Bottom-up Parsing The grammar's productions are used right — left. Input is compared against the right hand side to produce a non-terminal on the left. Parsing is complete when the whole input is replaced by the start symbol. Bottom up parsers are difficult to implement, so parser generators are recommended. 5.2 Visitor Pattern The visitor pattern is a design pattern that is commonly used in object-oriented programming to separate algorithms from the objects they operate on. The idea behind the pattern is to create a separate class (the visitor) that can traverse a complex object structure and perform operations on its elements. In the context of complers, the visitor pattern can be used to implement the different phases of a complier as separate visitor dasses. For example, a lexer could be implemented as a visitor that traverses the source code and generates a stream of tokens, while a parser could be implemented as another visitor that takes this stream of tokens and generates an abstract syntax tree (AST). 6) Code Generation 1) The language: data Stat = Assign Name Exp transOplimm trans	Rather than moving into registers first and then doing work. We simply add new AddImm, SubImm, etc data types. The transiateFunctions for these are very simple. 2) Dealing with Bounded Numbers of Registers 1) Accumulator machines have 1 registers We store the accumulator anachines have 1 registers. We store the accumulator anachines have 1 registers we store the accumulator and there. 2) Combine the register and accumulator approach: Use registers as normal, and when we run out of registers take the Accumulator machine approach. Our only code change from the before is the BinOp case with two exprs in transExp (and we pass in the register we want to store on in transExp): (final case) I r == maxReg = transExp e2 r ++ [translate Op Stack op r] I r == maxReg = transExp e1 r ++ [translateOpStack op r] I otherwise = transExp e1 r ++ [translateOpStack op r] I otherwise = transExp e1 r ++ [translateOpStack op r] I otherwise = transExp e1 r ++ I translateOpStack op r] I otherwise = transExp e1 r +> I sweekegs unusedRs = [Mov (Reg x) Nus-revUsedRs] where revUsedRs = neverse (alRegs \ unusedRs) Caller-Saved where revUsedRs = reverse (alRegs \ unusedRs) Caller-Saved Minus = SubImm Times = Mullmm Divide = DivImm I op I transExp e ++ [Mullmm (-1)] anary operator (e. g -3) mary operator (e. g -3) mary ' unary operator supported' reft, can use immediate operand const n) = transExp e ++ [Mullmm n] loost n) e1 transExp e ++ [Mullmm n] loost n) e1 transExp e ++ [Mullmm n]	Need to know where parameters are when passed. (f(x) + 1) + (1 < (a + j)) Which side of the + should be evaluated first depends on the context (e.g registers that need to be saved at the call site, and registers used by the callee, calling convention). 7.2.1) Infeasible Control Path Problem. 8.2.2) Caller and Callee Saving. 8.2.2) Caller Saved: save registers used by the caller in case the callee dobbered (e.g non-argument or return registers are not dobbered (e.g non-argument or return registers are und engaged). 9.1) Caller Saved: save registers used by the caller in case the callee dobbers them. 9.2: Save used registers by caller that callee also uses, call method, restore used registers by caller that callee also uses. 9.2) Callee Saved: Save registers that the callee uses only. (e.g: In the called method, save registers that the callee uses in the called method, save registers that the callee uses in the called method, save registers that the callee uses in the called method, save registers that the called end of our method restore them. Problem: We have to know what registers the caller uses.) 7.2.3) Registers the caller uses.) 7.3.3) Registers Allocation by Graph Colouring 1) Use simple traversal to generate intermediate code Temporary values are always saved in a named location. (e.g. 0). This way we can consider all values including intermediate ones. 2) Construct an Inference Graph each node is a temporary location, each edge connects simultaneously live locations. Registers that need to simultaneously live locations. Registers that need to simultaneously live locations. Registers that need to be coloured. When choosing which values to spill it is important to consider.	1. Generate code using temporaries TD instead of regs. 2. For each temporary T, find T; Is live range – set of instructions for which T, must reside in a register. 3. If liveRange(T) intersects liveRange(T) then they must be allocated to different registers – they interfere. 4. Assemble the Register Inference Graph (RIG). 5. Colour the RIG. If successful replace temporaries with register and generate code. If Graph can't be recoloured, then find a temporary to spill, retry. Num colours – regs. data CFG – ControlFlowGraph (CFGNode) data CFGNode – Node Id Instruction (Register) [Register] [Id] type Id = Int T Int buildCFG: [Instruction] > CFG list of Nodes in our graph. The nodes contain an ID, an instruction, the temporaries used by the instruction, and the ones defined by it, and the successors (the ids after the node – edges). First we build the CFG. Things to note 1) Succs refers to all the possible paths that can be taken from the current node – edg. IR Code, CFG (line, instruction, uses, defs, succs): Bra L2 1 Bra L2 [Informal Algorithm Initialise ReachIn(n) and ReachOut(n) to { } Iterate, updating ReachIn(n) and ReachOut(n) using definitions above, until convergence. At each step, the sets increase in size From our reaching definitions, we can reduce each set to the relevant reaching definitions, by considering only the reachins that are actually used by the instruction (for operands) Lines of Code Reaching definitions (RDs) Relevant RDs 1. x=1	case Address { } Int Age; double Calc(int Age, string Name, Address Addr) { } JOUR TOLE evel Symbol Table is pre- loaded with all the loaded with a pointer to some type token e.g.: INT(min=-2147483648, max=+2147483647)) 2) We then have a symbol table (as a child) for each package, and then for each function in that package. Those symbol tables have entries pointing to definition objects say sell (all these definition objects represent types). Our check functions then look like this (when using a symbol table): int Age lase VariablebeclaST: \$\frac{1}{2}\$ String bymome \$\frac{1}{2}\$ Stri
ant deal with left recursion. Bottom-up Parsing The grammar's productions are used right → left. Input is compared against the right hand side to produce a non-terminal on the left. Parsing is complete when the whole input is replaced by the start symbol. Bottom up parsers are difficult to implement, so parser generators are recommended. 5.21 Visitor Pattern The visitor pattern The visitor pattern is a design pattern that is commonly used in object-oriented programming to separate algorithms from the objects they operate on. The idea behind the pattern is to create a separate class (the visitor) that can traverse a complex object structure and perform operations on its elements. In the context of compliers, the visitor pattern can be used to implement the different phases of a complier as separate visitor dasses. For example, a lever could be implemented as a visitor that traverses the source code and generates a stream of tokens, while a parser could be implemented as a visitor that traverses the source code and generates an abstrad syntax tree (AST). 6] Code Generation 1) The language: data Stat = Assign Name Exp transCplimm transOplimm transOpl	Rather than moving into registers first and then doing work. We simply add new AddImm, SubImm, etc data types. The translatefunctions for these are very simple. 2) Dealing with Bounded Numbers of Registers 1) Accumulator machines have 1 register. We store the accumulator anachines have 1 register. We store the accumulator anachines have 1 register. We store the accumulator and there. 2) Combine the register and accumulator approach: Use registers as normal, and when we run out of registers take the Accumulator machine approach. Our only code change from the before is the BinOp case with two exprs in transExp (and we pass in the register we want to store on in transExp): (final case) I'r == maxReg = transExp e1 r ++ [translateOpStack op r] I otherwise = transExp e1 r ++ [translateOpStack op r] I otherwise = transExp e1 r ++ transExp e2 (r + 1) ++ [translateOpStack op r] I otherwise = transExp e1 r ++ transExp e3 (r + 1) ++ [translateOpStack op r] I otherwise = transExp e1 r ++ transExp e3 (r + 1) ++ transExp e3 (r + 1) ++ transExp e4 (r + 1) saveRegs unusedRs = [Mov Rop (Reg x) x<-revUsedRs] where revUsedRs = reverse (allRegs \unusedRs) caller-Saved "muse = Addimm Minus = SubImm Times = Mullimm Di vide = Divinms ci Op >> (Int -> Instruction) [Instruction] = [Load x] = [Load x] [Instruction] = [Load x] = [Load x] i unary operator (e, g -3) only '-' unary operator supported* eft , can use immediate operand Const n) e) = transExp e ++ [Mullimm n] const n) e) = transExp e ++ [Mullimm n] const n) e) = transExp e ++ [Mullimm n]	Need to know where parameters are when passed. (f(x) + 1.) + (1 + (a + j)) Which side of the + should be evaluated first depends on the context (e.g registers that need to be saved at the call site, and registers used by the callee, calling convention). 7.2.1) Infeasible Control Path Problem. Control Flow Graphs capture control flow inside functions and methods but not between them. We could have infeasible paths as follows: (a), bf invalid, a,d,e,c invalid due to how return works). 7.2.2) Caller and Callee Saving. We must enforce a calling convention to ensure registers are not clobbered (e.g. non-argument or return registers are the callee dobbers them. (e.g.: Save used registers by caller that callee also uses, call method, restore used registers by caller that callee also uses, call method, restore used registers by caller that callee also uses, call method, restore used registers by the caller as uses so repositers the callee uses.) 7.2.20 Callee Saved: Save registers that the callee uses only. (e.g: In the called method, save registers that the callee uses if they are also used by the caller – at the end of our method restore them. Problem: We have to know what registers the caller uses.) 7.2.3.1 A 2.3 calling convention solves this Callee Saved: Save registers that the callee uses only. (e.g.: In the called method, save registers that the callee uses if they are also used by the caller – at the end of our method restore them. Problem: We have to know what registers the caller uses.) 7.3.1 Register Allocation by Graph Colouring 1) Use simple traversal to generate intermediate code Temporary values are always saved in a named location. (e.g fl.)) This way we can consider all values including intermediate once and the called to simultaneously live locations. Registers that need to simultaneously live locations. Registers that the men	1. Generate code using temporaries TD instead of regs. 2. For each temporary T., find T; Is live range – set of instructions for which T, must reside in a register. 3. If liveRange(Ti) intersects liveRange(T) then they must be allocated to different registers – they interfere. 4. Assemble the Register Inference Graph (RIG). 5. Colour the RIG. If successful replace temporaries with register and generate code. If Graph can't be recoloured, then find a temporary to spill, retry. Num colours – regs. data CFG – ControlFlowGraph (CFGNode) data CFGNode – Node Id Instruction (Register) [Register] [Id] type Id – Int 1 ruses ^defs ^succed data CFGNode – Node Id Instruction [Register] [Id] type Id – Int 1 ruses ^defs ^succed data CFGNode – Node Id Instruction [Register] [Id] type Id – Int 1 ruses ^defs ^succed data CFGNode – Node Id Instruction [Register] [Id] type Id – Int 1 ruses ^defs ^succed data CFGNode – Node Id Instruction Possible paths that can be taken from the current node – edges. First we build the CFG. Things to note 1) Succs refers to all the possible paths that can be taken from the current node – edge. Jack Code, CFG (line, instruction, uses, defs, succes): Bra L2 1 Bra L2 [Informal Algorithm Initialise ReachIn(n) and ReachOut(n) to { } Iterate, updating ReachIn(n) and ReachOut(n) using definitions above, until convergence. At each step, the sets increase in size From our reaching definitions, we can reduce each set to the relevant reaching definitions, we can reduce each set to the relevant reaching definitions, to y considering only the reachins that are actually used by the instruction (for operands) Lines of Code Reaching definitions (RDs) Relevant RDs 1. x=1	case Address { } Int Age; double Calc(int Age, string Name, Address Addr) { } JOUR TOLE evel Symbol Table is pre- loaded with all the loaded with a pointer to some type token e.g.: INT(min=-2147483648, max=+2147483647)) 2) We then have a symbol table (as a child) for each package, and then for each function in that package. Those symbol tables have entries pointing to definition objects say sell (all these definition objects represent types). Our check functions then look like this (when using a symbol table): int Age lase VariablebeclaST: \$\frac{1}{2}\$ String bymome \$\frac{1}{2}\$ Stri