


## Ch.8

### Registers, Counters and Memory Unit.

#### # Registers :

A register is a group of binary storage cells suitable for holding binary information. A group of flip-flops constitutes a register, since each flip-flop is a binary cell capable of storing one bit of information. A  $n$ -bit register has a group of  $n$  flip-flops and is capable of storing any binary information containing  $n$  bits. In addition to the flip-flops a register may have combinational gate that performs certain data processing tasks. The flip-flops hold binary information and the gates control when and how new information is transferred into the register.

The simplest possible register is one that consists of only flip-flops without any external inputs. Figure below shows a register constructed with 4 D type flip-flops and a common CP input. The CP enables all flip-flops so that information presently available at 4 inputs can be transferred into 4 bit register.



The information present at the data D input is transferred to the Q output when the enable (CP) is 1 and the Q output follows the input data as long as the CP signal remains 1. When CP goes to 0, the information that was present at the data input just before the transition is retained at the Q output. In other words, flip-flops are sensitive to the pulse duration & the register is enabled for as long as CP=1.

#### # Shift Registers :

A register capable of shifting binary information either to the left or right is called a shift register. The logical configuration of shift registers consists of a chain of flip-flops connected in cascade, with the output of one flip-flop connected to the input of the next flip-flop. All flip-flops receive a common CP which causes the shift from one stage to the next.





fig: Shift Register

- ✓ The SO S/P of the given fig is connected to the D input of the fig at its right.
- ✓ The SI determines what goes into the leftmost fig during the shift.
- ✓ The SO is taken from the S/P of the rightmost fig prior to the application of a pulse.
- ✓ The register in above figure shifts its contents with every CP during negative edge of the pulse transition (This is indicated by a small circle).

### # Serial Transfer:



The shift control input determines when and how many times the registers are shifted. This is done by the AND gate that allows clock pulse to pass into the CP terminals only when the shift control is 1.

- Assume that the binary content of A before the shift is 1011 and that of B is 0010.
- The serial transfer from A to B occurs in 4 steps as shown below.

→ After the 1st pulse, the rightmost bit of A is shifted into the leftmost bit of B and at the same time, the bit is circulated into the leftmost position of A. The other bits of A & B are shifted one to the right. The previous 'SO' from B is lost and its value changes from 0 to 1. The next 3 pulse performs identical operation shifting the bits of A into B, one at a time.

→ After the 4th shift, the shift control goes to zero and both registers A & B have the value 1011. Thus, the content of A is transferred to the content of B while the content of A remains unchanged.





fig: Serial transfer from reg A to B

Worktime! Time required to shift the entire content of the shift register



### # Types of shifting!

According to the types of shifting, registers may be 4 types:

- i) Serial - In - Serial Out
- ii) Serial - In - Parallel Out
- iii) Parallel In - Serial Out
- iv) Parallel In - Parallel Out.

### i) Serial - In - Serial Out Shift Registers:

The serial IN/serial OUT shift register accepts data serially i.e one bit at a time on a single line. It produces the stored information on its output also in serial form.




Figure shows the entry of the 4 bits 1010 into the register beginning with the rightmost bit. The register is initially clear. The 0 input on the data input, making  $D=0$  for  $FF_0$ , when the 1st CP is applied,  $FF_0$  is reset thus storing the 0. Next, the 2nd bit which is 1, is applied to the data input, making  $D=1$  for  $FF_0$  and  $D=0$  for  $FF_1$  because the D input


of FF<sub>1</sub>, is connected to the Q<sub>0</sub> output when second CP occurs, the 1 in the data is shifted into FF<sub>0</sub>, causing FF<sub>0</sub> to set and then 0 that was in FF<sub>0</sub> is shifted into FF<sub>1</sub>.

Similarly this process completes the serial entry of the 4 bits into the shift register, where they can be stored for any length of time as long as the J/Lf have DC power. Thus we see that that 4 bit serial data, one bit at a time is transferred.


### (ii) Serial IN/Parallel OUT Shift Registers:

Data bits are registered serially (digit - most bit first) into this type of register in the same manner as discussed in serial in/serial out shift registers. The difference is the way in which the data bits are taken out of the register in the parallel output register, the output of each stage is available. Once the data are stored, each bit appears on its respective output line, and all bits are available simultaneously, better than on a bit-by-bit basis as with the serial output.

Figure shows a 4-bit Serial in/Parallel out shift register.




### (iii) Parallel IN/Parallel OUT Shift Register:



### (iv) Parallel IN/Serial OUT Shift Register:


For a register with parallel data inputs the bits are entered simultaneously into their respective stages on parallel lines rather than on a bit-by-bit basis on lines with serial data inputs. The serial output is the same as described as previous types, once the data are completely stored in the register fig below shows 4 bit parallel in/serial out shift registers.



- 4 data input lines  $D_0, D_1, D_2, D_3$
- SHIFT/LOAD & input lines allows 4 bit of data to load in parallel into the registers. When SHIFT/LOAD is low, gates  $G_1$  through  $G_3$  are enabled allowing each data bit to be applied to the D input of its respective FF.
- When a CP is applied, the J/L with  $D=1$  will set and those with  $D=0$  will reset, thereby storing all 4 bits simultaneously.
- When SHIFT/LOAD is high, gates  $G_1$  through  $G_3$  are disabled and gates  $G_4$  through  $G_6$  are enable, allowing the data bits to shift right from one stage to the next. The OR gates allows either the normal shifting operation or the parallel data entry operation depending on which AND gates are enabled by the level on the SHIFT/LOAD input.

### Bidirectional Shift Registers:

A bidirectional shift register is one in which the data can be shifted either left or right. It can be implemented by using gate logic that enables the transfer of data bit from one stage to the next stage to the right or to the left depending on the level of mode control line ( $M$ ).



$M=1$

Shift Right Operation

$$(11)_2 \rightarrow (3)_10$$

Shift Left

$$(110)_2 \rightarrow (6)_10$$

$$\text{i.e } (3)_10 \xrightarrow{x^2} (6)_10$$

Shift Right

$$(6)_10 \xrightarrow{\div 2} (3)$$

Hence, Shift left  $\rightarrow x^2$   
Shift right  $\rightarrow \frac{1}{2}$

Q8) Design a combinational clkt using ROM. The clkt accepts a 3-bit numbers and generates an o/p binary no. equal to the square of the i/p no.

<u>SOP</u>	<u>Input</u>	<u>Output</u>
	$x \ y \ z$	$B_5 \ B_4 \ B_3 \ B_2 \ B_1 \ B_0$
	0 0 0	0 0 0 0 0 0
	0 0 1	0 0 0 0 0 1
	0 1 0	0 0 0 1 0 0
	0 1 1	0 0 1 0 0 1
	1 0 0	0 1 0 0 0 0
	1 0 1	0 1 1 0 0 1
	1 1 0	1 0 0 1 0 0
	1 1 1	1 1 0 0 0 1


*some bits always 0*

i/P  $\geq 3$

$$\text{So, no. of words} = 2^3 = 8$$

We don't need to show  $B_1$  &  $B_0$  from ROM. So programming is done only for  $B_2, B_3, B_4, B_5$  & hence O/P of ROM is 5 bit.

$$\therefore \text{Size of ROM} = 2^5 \times 4 = 8 \times 4$$



## # Asynchronous Counter:-

## 1) Binary Ripple Counter:

A binary ripple counter consists of a series connection of complementary flip-flops (T or JK type), with the output of each flip-flop connected to the CP input of the next higher flip-flop.

The flip-flop holding the LSB receives the incoming count pulse. The diagram of a 4-bit binary ripple counter is shown in fig below. All J & K inputs are equal to 1. The small circle in the CP indicates that the flip-flop complements during a negative-going transition that the flip-flop complements after 0's when the output to which it is connected goes from 1 to 0.





fig: 4-bit binary ripple counter



Operation			
Count Sequence			Conditions for complementing J/Hs
14	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>
1	0	0	0 Complement A <sub>1</sub>
2	0	0	1 " A <sub>1</sub> , A <sub>2</sub> will go from 1 to 0 & comp. A <sub>2</sub>
3	0	1	0 " A <sub>1</sub>
4	0	0	1 " A <sub>1</sub> , A <sub>2</sub> will go from 1 to 0 & comp. A <sub>2</sub> ; A <sub>3</sub> " " 1 to 0 & " A <sub>3</sub>
5	0	1	0 " complement A <sub>1</sub>
6	0	1	0 " A <sub>1</sub> ; A <sub>2</sub> will go from 1 to 0 & comp. A <sub>2</sub>
7	0	1	0 " A <sub>1</sub>
8	0	1	1 " A <sub>1</sub> ; A <sub>2</sub> will go from 1 to 0 & comp. A <sub>2</sub> ; A <sub>3</sub> " " 1 to 0 & comp. A <sub>3</sub>
9	0	0	0 and so on---

A binary counter with reverse count is binary down counter. The binary down counter is decremented by 1 with every clock pulse. The circuit just shown above will function as a down counter if the outputs are taken from complement terminals i.e.  $\bar{Q}$  of all J/Hs.





fig: 4 bit binary down counter.

A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>
1	1	1	1
1	1	1	0
1	1	0	1
1	1	0	0
1	0	1	1
1	0	1	0
1	0	0	0
0	1	1	1
0	1	1	0
0	1	0	1
0	1	0	0
0	0	1	1
0	0	1	0
0	0	0	1
0	0	0	0

### # 3 bit UP/DOWN Ripple Counter:

M.J.  
 $S \rightarrow$  Combinational  
 $S \rightarrow$  Circuit       $M = 0 \rightarrow$  Up Counting       $M = 1 \rightarrow$  Down Counting






Fig: 3 bit up/down Counter

CD Ripple Counter:




Fig: State diagram of BCD ripple counter

*(Precise)*

→ follows ten states

→ returns to 0 after the count of 9.

→ Similar to binary counters except that the state after 1001 is 0000.




Fig: Logic diagram of a BCD ripple counter.

→ FFs triggers on-ve edge i.e. when CP signal goes from 1 to 0.

→ When CP goes from 1 to 0, if it is set if  $J=1$ , and cleared if  $K=1$ , is complemented if  $J=K=1$  and is unchanged if  $J=K=0$ . The following are the conditions for each flip-flop state transition.

1.  $Q_1$  is complemented on the negative edge of every count pulse.

2.  $Q_2$  is complemented if  $Q_1$  goes from 1 to 0.

- $Q_4$  complemented when  $Q_2$  goes from 1 to 0  
 $Q_8$  is complemented when  $Q_4 Q_2 = 11$  and  $Q_1$  goes from 1 to 0.  
 $Q_3$  is cleared if either  $Q_4$  or  $Q_2$  is 0 and  $Q_1$  goes from 1 to 0.




fig: Block diagram of a 3-decade decimal BCD counter

	$Q_3$	$Q_4$	$Q_2$	$Q_1$
0	0	0	0	0
0	0	0	0	1
0	0	1	0	0
0	0	0	1	1
0	1	0	0	0
0	1	0	0	1
0	1	1	0	0
0	1	1	1	1
1	0	0	0	0
1	0	0	0	1

### # Synchronous Counters:

They are distinguished from ripple counters in that CP are applied to the clock pulse of all the flip-flops simultaneously rather than one at a time in succession as in ripple counters.

Synchronous counters can be distinguished using the procedures for designing synchronous sequential circuits.

### 1.1 Binary Counters:




fig: 4-bit binary counter

A4	A3	A2	A1
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0

and so on.

oldest bit A1 is complemented every clock pulse  
A2 is complemented if A1 is 1  
A3 is complemented if both A1 & A2 are 1  
A4 is complemented if all A1, A2 & A3 are 1.


Q3Q2	00	01	11	10
00	0	0	0	0
01	0	0	1	0
11	0	X	X	X
10	0	X	X	X

$$T_A = Q_3Q_2 + Q_4Q_2Q_1 \quad T_B = Q_2Q_1$$

### ⇒ BCD Counter

Present State	Next State	Excitation Table
Q <sub>3</sub> Q <sub>2</sub> Q <sub>1</sub> Q <sub>0</sub>	Q <sub>3</sub> ' Q <sub>2</sub> ' Q <sub>1</sub> ' Q <sub>0</sub> '	T <sub>A</sub> T <sub>B</sub> T <sub>C</sub> T <sub>D</sub>
0 0 0 0	0 0 0 1	0 0 0 1
0 0 0 1	0 0 1 0	0 0 1 1
0 0 1 0	0 0 1 1	0 0 0 1
0 0 1 1	0 1 0 0	0 1 1 1
0 1 0 0	0 1 0 1	0 0 0 1
0 1 0 1	0 1 1 0	0 0 1 1
0 1 1 0	0 1 1 1	0 0 0 1
0 1 1 1	1 0 0 0	1 1 1 1
1 0 0 0	1 0 0 1	0 0 0 1
1 0 0 1	0 0 0 0	1 0 0 1

$$\begin{aligned} T_A &= Q_3Q_1 + Q_4Q_2Q_1 & T_B &= Q_2Q_1 \\ T_C &= \overline{Q_3}Q_1 & T_D &= 1 \end{aligned} \quad \left. \begin{array}{l} \text{from} \\ \text{K-M P} \end{array} \right\}$$







fig: Logic Diagram of BCD Counter

Q Design a 3-bit synchronous up counter using T-s flip-flop



## Ring Counters!

A ring counter is a circular shift register with only one flip flop being set at any particular time, all others are cleared. The single bit is shifted one bit to the other to produce the sequence of timing signals.




fig: State diagram of ring counters





fig: Ring Counter implemented using shift registers

It is a k-bit ring counter that circulates a single bit among the flip flops to provide k-distinguished state.

12

→ No. of distinct states is equal to the no. of flip-flops used in the counter. And n-bit ring counter can count only  $n$ -bits whereas the same pipeline can count upto  $2^n$  bits.

→ Advantage of ring counter is decoding circuit is not required, simple and fast operation.

## # Scitch-Tail Ring Counter:




fig: Scitch-tail ring counter

→ A k-bit scitch tail ring counter generates  $2k$  timing sequences follows a regular pattern.

→ Starting from all 0's, each shift operation inserts 1's from the left until the register is full filled with all 1's. In the following sequences, 0's are inserted from the left until the register is again filled with all 0's.

### Johnson Counter:

The combination of  $k$ -bit switch-tail ring counters and  $2k$  decoding gates to provide O/P for  $2k$  timing signals is Johnson Counter.

→ It is more cost effective

Sequence No.	F/F O/P	AND gate required for O/P
1.	A B C E 0 0 0 0.	$A'E'$
2.	0 0 0 0	AB'
3.	1 1 0 0	B'C
4.	1 1 1 0	C'B'
5.	1 1 1 1	AE
6.	0 1 1 1	A'B
7.	0 0 1 1	B'C
8.	0 0 0 1	C'E

↑ State - (sequential)  
↓ State - (parallel)  
↑ State - (parallel)  
↓ State - (parallel)

- All 0's state is decoded by taking the complement of the two extreme f/f's O/P.
- All 1's state is decoded by taking the normal O/P of the two extreme f/f's.
- All other states are decoded from an adjacent 1 0 and 0 1 pattern in the sequence.

Disadvantage: Once it moves to an unused state, it will continue to move from one invalid state to next invalid state and never finds its way to a valid state.

### + Random Access Memory (RAM):

A memory unit is a collection of storage cells together with associated circuits needed to transfer information in and out of the device.

A memory unit stores binary information in groups of bits called words. A word in memory is an entity of bits that move in and out of storage as a unit.




fig: Block Diagram of RAM

### Types of RAM:

#### ① Static RAM (SRAM)

Static RAMs use f/f's as storage elements and can therefore store data indefinitely as long as DC power is applied.

#### ② Dynamic RAM (DRAM)

Dynamic RAMs use capacitors as storage elements and cannot retain data very long without the capacitors being recharged by a process called refreshing.

With SRAM & DRAM will lose stored data when DC power is removed and therefore are classified as volatile memories.




fig: Block diagram of memory unit

In addition to storage components in a memory unit, there is a need for decoding circuits to select the memory word specified by the input address.

External construction:

The internal construction of random-access memory of  $m$  words with  $n$  bits per word consists of  $m \times n$  binary storage cells and associated decoding circuits for selecting individual words. The Binary Cell (BC) is the basic building block of a memory unit.




fig: Block diagram of BC

Random Access Memory (RAM):  
A collection of storage cells together for storing information.




fig: Logic diagram of BC  
# Construction of  $4 \times 3$  RAM:




fig:  $4 \times 3$  RAM with memory decoding

Q) Design a RAM with following data

No. of address = 2

Data stored in each address = 3

Soln

$$\text{Here } 2^k = 2^1$$

$$\therefore k = 1$$

$$2^m = 3$$




fig: 2x3 RAM

Data  
Output

## 17 Error detection and correction:-

Due to complexity of memory, when the data is retrieved from the memory, sometimes error in bit occurs. To detect and correct those errors in bits, some error detection and correction codes are used.

Those error detection code adds additional parity bits and store along with the data word in memory.

The parity bits are checked after retrieving the data from memory. If checked parity do not match with the parity present in the stored data then the error is detected.

For error correction, multiple parity bits are stored in the memory along with the data. On retrieving the data, check bit is generated. Check bits are the parity over a group of bit in data words. The check bits are compared with stored parity bit. If they do not match, they generate a unique pattern called syndrome. That can be used to identify the bit in errors.

e.g.: Error detecting code is Hamming code.

Hamming code:

It provides for the detection of 1 bit errors.

It also identifies which bit is in error so that it can be corrected.

It is constructed for single error-correction as follows.

Q) A (7,4) Hamming code is received as 1010111.  
Determine the correct code when even parity is there.

So,

Bit Position: 1 2 3 4 5 6 7

Msg : 1 0 1 0 1 1 1

Parity & Message:  $P_1 P_2 M_1 P_3 M_2 M_3 M_4$  ( $2^k \rightarrow$  Parity bits)

Now

Error = No. of Parity bits  
i.e

$$E_3 = 4567 = 0111, \text{ for even parity, } E_3 = 1$$


$$E_2 = 2367 = 0111, " " ", E_2 = 1$$

$$E_1 = 1357 = 1111, " " ", E_1 = 0$$

$\therefore$  Error position =  $(110)_2 \rightarrow (6)_{10}$   
i.e 6th position

Hence

Correct msg = 1010101



Note:

If error position  $= 0$ , it means the received msg is error free.

Show how error is detected in parity system with an example.

Ques. Let transmitted msg = 0010010  
 & Received " = 0110010

Now,

Bit Position : 1    2    3    4    5    6    7

c    1    1    0    0    1    0

Parity & Neg :  $P_1$     $P_2$     $M_1$     $P_3$     $M_2$     $M_3$     $M_4$

Error = No of parity bits, for odd parity

$$\text{i.e. } E_3 = 4 \cdot 5 \cdot 6 \cdot 7 = 0010, \quad E_3 = 0$$


$$E_2 = 2 \cdot 5 \cdot 6 \cdot 7 = 0010, \quad E_2 = 1$$

$$E_1 = 1 \cdot 3 \cdot 5 \cdot 7 = 0100$$

## # Output Hazard Races:

Hazards are unwanted switching transients that may appear at the output of a circuit because different path exhibit different propagation delay.

Hazards in the combinational circuit is given below



We know that the output of circuit shown above should always be 0. Assume that  $A'$  momentarily changes from 0 to 1. In such condition, the input  $A$  receives 1 but due to the propagation delay of inverter & IP receives 0 IP after certain time as a result of which there is glitches in the output. This undesirable condition is called hazards.

Types of Hazards in combinational circuits are:

### (i) Static Hazard:

It is the situation where when one input variable changes, the output changes momentarily before stabilizing to the correct value.

a) Static 0 Hazard: If the output goes suddenly to 1 and returns 0, where the O/P should have remained in 0 is known as static-0 hazard.

b) Static 1 Hazard: If the O/P momentarily goes to 0 where it should have remained in 1 is known as

Static-1 hazard.

Dynamic Hazard:

It causes the output to change three or more times when it should change from 1 to 0 or 0 to 1.

Function Hazard:

It occurs when ~~less~~ more than one input variables changes at the same time. It cannot be logically eliminated as the problem lies with the actual specification of the circuit. The only real way to avoid such problems is to restrict the changing of input variables so that only one input should change at any given time.