


1 2 3 4 5 6

Icepi Zero v1.3!



1

2

3



4

5




6

Power up sequence:
 1. VCCio8 > 2.3
 2. Vcc > 0.95 & Vccaux > 2.1




Decoupling capacitors based on FPGA-TN-02038



1x 10u and 1x 100n per I/O bank pin



Voltage Regulators



License: Solderpad
<https://github.com/cheyawo/icepi-zero>
Chengyin Yao (cheyawo)

Sheet: /Power/
 File: power.kicad_sch




Title: Icepi zero

Size: A4 Date: 2025-08-31
 KiCad E.D.A. 9.0.4




Rev: v1.3
 Id: 2/8

A



Using USB TSV diode to BOM optimize
Can be replaced with only one 3.6V zener on HPD line
Protect I/O pins from 5V



License: Solderpad
<https://github.com/cheyawo/icepi-zero>
Chengyin Yao (cheyawo)


Sheet: /GPD1/
File: gpd1.kicad_sch

Title: Icepi zero


Size: A4 Date: 2025-08-31
KiCad E.D.A. 9.0.4



Rev: v1.3
Id: 3/8



1 2 3 4 5 6



License: Solderpad
<https://github.com/cheyawo/icepi-zero>
Chengyin Yao (cheyawo)

Sheet: /SDRAM/
File: sdram.kicad_sch

Title: Icepi zero

Size: A4 Date: 2025-08-31
KiCad E.D.A. 9.0.4



Rev: v1.3
Id: 5/8

1 2 3 4 5 6

A

A

B


B

C

C

D

D



License: Solderpad
<https://github.com/cheyawo/icepi-zero>
Chengyin Yao (cheyawo)

Sheet: /Flash/
File: flash.kicad_sch

Title: Icepi zero

Size: A4 Date: 2025-08-31
KiCad E.D.A. 9.0.4



Rev: v1.3
Id: 6/8

A

A

B



B

C

C

D

D



License: Solderpad
<https://github.com/cheyawo/icepi-zero>
Chengyin Yao (cheyawo)


Sheet: /uSD/
File: sd.kicad_sch

Title: Icepi zero

Size: A4 Date: 2025-08-31
KiCad E.D.A. 9.0.4



Rev: v1.3
Id: 7/8



License: Solderpad
<https://github.com/cheyawo/icepi-zero>
Chengyin Yao (cheyawo)

Sheet: /ECP5/
File: ecp5.kicad_sch

Title: Icepi zero

Size: A4 Date: 2025-08-31
KiCad E.D.A. 9.0.4



Rev: v1.3
Id: 8/8