


DRI - Simplicity favors regularity reproductives of operands reasier in HW// instructions (I) Recall the underlying principles of computer the design: QR2- Smaller is faster not fewer regs, faster to access & retrieve data Dip. 3 - Make the common case fast is simple, common instructions (small #) -> faster in HW D.P. 4- Good design demands good compromise on #1 to introduce small # of supported instruction Germants.

1 Big picture of a digital computer; von Neumann (Princeton) architecture Using stored-program concept



II) Byte - Order

- big endian = use addr of left-most byte (of data) as the mem oddr

- little endian = use addr of right-most byte (of data) as the mem addr

logical

(IV) n-bi+ CPU ⇒ n = bit width of ALU operands

(ex) 4-bit CPU => 4bit operands for ADD, SUB, MUL, DIV, NOR, AND, OR, Shifts (logical farity)

(I) MEMORY amount & width; addressable

M-bit wide memory => if m=n, "good chance" to move into/out of mem in the least amount of clock cycles "addressable" if m >n, "most probably" need many additional cycles to move data into last of . MEM

if n=4 bits (ALW operands sized@4bits)? m=12 bits (mem addr sized @12 bits)

2'2 addressable men locations = 4096 I each location has 4 bits of data.

## instruction width & formats

recall: n-bit sized operands m-bit sized mem locations)

lay D.P. 1 => set instruction width to "i" but what value is i?

\* variable width instructions add too much the complexity.

L-bit sized instructions will need to support functionalities that can:

- (a) load & store data from/to men;
- (b) perform arithmetic logical calculations;
- (c) jump to other code blacks & return

#### instruction formats

\* simplicity would encourage a single instruction format BUT too restrictive on use D, P, 4. one compromise: set # of instruction formats to a low & manageable #, i.e., as presented above:

mem-reference = (a) I - type "immediate" = operate on 2 registers and an immediate value aka arithmetic-logical = (b) R-type "register" > operate on 3 registers (or perhaps 2 regs and an ACC) branching - (c) J-type "jump" or branching 200 operate on one immediate value

# K-type instruction format "register type"

- in modern, general-porpose CPUs -> use 3 registers ; two sources; one destruction as operands

- the R-type instruction may have 6 fields:

what operation op = operation code (opcode)

the funct = function
instruction performs

all R-type instrs have opcode = Ø the specific R-type operation = funct

operands encoded in three fields; rs = source register rt = another source register rd = destruction register

the 5th field = "Shant" for shift operations; otherwise shant = Ø Shamt = Shift amount

instruction alignment to memory could be:

- by byte - by word

#### I-type instruction format

- in modern, general-purpose crus -> use 2 register operands 2 1 immediate value

- the I-type instr may have 4 fields:

Op = op.code >> determines functionality/operation

upon available bits in motor.

TS = source reg

Tt = destination reg for some opcodes & source for others; ex; addi, lw vs. sw

- source as immediate value

imm = source as immediate value

in 2's complement format

this value can be sign-extended (ex) 5 = 9

be sign-extended (ex) 5 = 0101.

for arithmetic ops 1 sign extend to 8 bitsZero-sign extend 1 sign extend to 8 bitsfor 1 opical ops 1 opical ops 1 opical ops 1 opical ops 1 opical ops

= 1011 = 1011  $\Rightarrow sign extend to 85, ts$  1111 1911

-(1111 1011) 20 0000 0100 -1101-

## J-Type instruction format

- in modern, general-purpose CPUS, >> to support decisions in code, able to jump to other code blocks based on conditional tests

- in non-branching code → the Program Counter (PC) advances to next instruction

→ the distance (bit width) to the next instruction is based

on the length of an instruction (which has constant)

width

- branching is either a

- Conditional branch 2 to the expected Mistr@ a Memaddr

- unconditional branch (alea jumps) - has several versions

- jump directly to instrat label (mem addr)

- jump and link: similar to jump and used by functions to save a return addr

- jump registe: < R-type instr> jumps to an addr Stored in a register. This odds uses the entire bit width of a register INSTEAD of partial as used in jump and link which uses an offset from the PC

### Addressing Modes

- modern, general-purpose CPUs may have many addressing modes, including but not limited to:

- (a) register-only addressing: = uses regs for all source & dest operands
- (b) immediate addressing =-uses "x-bit" immediate values along w/ regs as operands.

  -some I-type instrs use this addressing; (ex) ADDI, LUI in MIPS
- base addressing: memaccess instructions use this; (ex) LOAD, STORE.

   effective addr of mem operand = base addr in TS to sign-extended

  PC-relative addressing. offset in imm. (d) PC-relative addressing:
  - conditional branch instructions use this to specify the new value of the PC if branch taken (branch target order)
    - the signed offset in the immediate field is added to PC to obtain new PC
    - hence, the branch destination addr is relative to the current PC


(e) pseudo-direct addressing:

- -in direct addressing addr is specified in the instr.
- jump and jump-and-link instructions would use direct addressing to specify a m-bit jump target addr (ITA) to indicate the instraddr to execute next.
- BUT J-Type instrs encoding does not have enough bits to specify a full m-bit UTA.
  - 6 bits used for opcode
  - so m-6 bits left to encode JTA
  - because instructions are m-bit aligned, there is a chance some of the least significat bit(s) would be Ø.

from (OK) if instruction is 32-bits wide = word aligned 6 bits = opcode 2 least significant bitr 26 bits = for STA

STA 2712 Thence

JIA 31:28 - taken from the immediate value taken from the in the MSAV,



# Мемогу тар

-with m-bit addresses  $\rightarrow$  address space spans  $2^m$  bytes m = 12 bits

. address space spans 2'2 bytes = 4096 bytes

#### - Mem map diagram

Segment:

Reserved

STACK

Dynamic Data

HEAP

Global Data

Text

Oxegogogo Reserved