

Course Notes

"Introductory Computer Architecture"

Prof. Rob Marano <robmarano@gmail.com>

based upon text:

Computer Organization & Design, Revised 4th Edition
by D. Patterson & J. Hennessy.

Special Topics on
Combinational Logic

Expanded Combinational Logic \Rightarrow Binary addition

assume unsigned binary


$$\begin{array}{r}
 & \text{MSB} \rightarrow \\
 1 & | & \emptyset & \leftarrow \text{LSB} \\
 + \emptyset & | & | & \vdots \\
 \hline
 & | \leftarrow \emptyset + 1, \text{ no carry}
 \end{array}
 \quad \text{- add right to left}$$

$$\begin{array}{r}
 1 \leftarrow \emptyset \\
 | \quad |, \emptyset \\
 \emptyset \quad | \cdot | \\
 \hline
 \emptyset : 1
 \end{array}$$

$$\begin{array}{r}
 1 \quad \emptyset \\
 | \quad | \\
 \emptyset \quad 1 \cdot 1 \\
 \hline
 \emptyset : 1
 \end{array}
 \quad \text{in unsigned binary ; result can be in } n+1 \text{ bits}$$

Half Adders

a	b	Sum	Carry
0	0	0	0
0	1	1	0
1	1	0	1
1	0	1	0




Full Adder : same as $\frac{1}{2}$ adder except that it accepts a carry bit as input w/ 2 bits

C_{in}	a	b	C_{out}	S
0	0	0	0	0
0	0	1	0	1
0	1	1	1	0
0	1	0	0	1
...			...	
1	0	0	0	1
1	0	1	1	0
1	1	1	1	1
1	1	0	1	0

$$\left. \begin{aligned} C_{in} &= \emptyset \\ C_o &= a \cdot b \\ S &= a \oplus b \end{aligned} \right\}$$

$$\left. \begin{aligned} C_{in} &= 1 \\ C_o &= a + b \\ S &= \overline{a \oplus b} \end{aligned} \right\}$$



S


C_i ab

	00	01	10	11
0	0	1	1	1
1	1	0	0	1

$$S = a \oplus \cancel{b} \oplus G$$

checker board pattern \Rightarrow characteristic of XOR

N-bit Adder




when an n-bit adder includes a carry-in (C_{in}) & a carry-out (S_n), they can be cascaded to generate an adder for a longer bit string.

2 common designs

- Ripple carry Adder
- Carry Look-Ahead Adder

Ripple-Carry Adder

- uses a $\frac{1}{2}$ adder & $n-1$ full adders to implement an n -bit adder



n -bit ripple-carry adder

* this is a non-cascading version since it does not include a carry-in into the $\frac{1}{2}$ adder block.

* worst-case time delay = # bits \times gate delay \times depth of circuit of full adder
 ∵ this delay makes ripple-carry adder impractical for most applications

Carry Look-Ahead Adder

- reduces the time delay for generating the sum of 2 n -bit binary encoded values

- increase in HW logic to reduce depth of circuit : 1958 Weinberger & Smith

- Consider 2 ways that the i^{th} bit position can produce a carry bit

- ① a carry may be generated locally by the i^{th} pair of inputs (a_i, b_i)
- ② a carry may be propagated through the i^{th} bit from an earlier bit in the sequence

∴ we define

$$g_i = a_i \cdot b_i \rightarrow \text{carry generated locally when } a_i = b_i = 1$$

$$p_i = a_i + b_i \rightarrow \text{carry will be propagated thru } i^{\text{th}} \text{ position if either } a_i \text{ or } b_i \text{ or both} = 1$$

$$C_{i+1} = g_i + p_i C_i \rightarrow \text{there will be a carry-out from } i^{\text{th}} \text{ position if it is generated locally or carry is propagated thru the } i^{\text{th}} \text{ position.}$$

$$C_0 = C_0$$

$$C_1 = g_0 + p_0 C_0$$

$$\begin{aligned} C_2 &= g_1 + p_1 C_1 = g_1 + p_1(g_0 + p_0 C_0) \\ &= g_1 + g_0 p_1 + p_1 p_0 C_0 \end{aligned}$$

Chap 2.1 Intro

- instruction set \Rightarrow words of a computer language
- in MIPS \Rightarrow "one word" = 32 bits
- secret of computing \Rightarrow stored-program concept
"instructions & data of many types can be stored in memory as numbers"
- we will use MIPS Technologies instruction set (RISC-based)

2.2 - Ops of the Computer Hw

- perform arithmetic
- sidebar: Half adder, Full Adder,
& Ripple Carry Adder

add a, b, c ~~# a = b + c~~
 \nwarrow comment marker.

- See figure 2.1
- Hw for a variable # of operands is more complicated than Hw for a fixed #

(ex) add a, b, c $\# a = b + c$
 add a, a, d $\# a = b + c + d$
 add a, a, e $\# a = b + c + d + e$

- Underlying principles of Hw Design (1st 4)

Design Principle 1: SIMPLICITY FAVORS REGULARITY

(ex) $a = b + c;$ $d = a - e;$ } C lang \Rightarrow { add a, b, c
 $\quad \quad \quad$ sub d, a, e
 ASM

(ex) $f = (g+h) - (i+j);$ } C lang

\downarrow ASM: must break into several asm instructions b/c
 only 1 op per MIPS instruction (RISC)

add t0, g, h $\# t0$ is temp variable
 add t1, i, j
 sub f, t0, t1

2.3 - Operands of Computer Hw


- operations of arithmetic occur on operands, which are restricted in ASM
- they must be from a limited # of special locations built directly in Hw
 Called REGISTERS
 \nwarrow primitives used in Hw design

Registers**Design Principle 2 : SMALLER IS FASTER**


- use 32 registers for 32 bits ; byte = 8 bits so 1 word = 4 bytes
- designers must balance the craving of programs for more registers with his desire to keep the clock cycle fast.
- MIPS convention \Rightarrow 2 character names following \$ sign to represent a register

Memory operands

- complex data structures in a higher lang \Rightarrow represent in

BIG PICTURE OF A COMPUTER

- arithmetic ops occur only on registers in MIPS instructions
- \therefore MIPS includes arm instructions that xfr data b/w MEMORY & REGISTERS \rightarrow "data xfr instructions"
- to access a word in memory \Rightarrow need "memory address"
- MEMORY \equiv large single-dimension array with the ADDRESS acting as INDEX to that array, starting @ 0.



- data Xfer instr. that copies data from MEMORY to REGISTER
is "load" \Rightarrow actual MIPS instr: $lw \equiv \text{load word}$
 $sw \equiv \text{store word}$

- ex) compile this C statement: $g = h + A[8];$

$lw \$t0, 8(\$s3) \quad \# \text{temp reg } \$t0 = A[8]$


$\text{add } \$s1, \$s2, \$t0 \quad \# \begin{matrix} g = h + A[8] \\ \$s1 \quad \$s2 \quad \$t0 \end{matrix}$

* called OFFSET


* called BASE REGISTER

- In MIPS \Rightarrow words MUST start @ addresses that are multiples of 4.
 \Rightarrow called ALIGNMENT RESTRICTION

-  - BIG END : use addr of the leftmost byte as the word addr
big-endian



- LITTLE END : use the rightmost byte as the word addr
little-endian



- byte addressing also effects the array index.

- instruction to store $\Rightarrow sw \equiv \text{store word}$

ex) $A[12] = h + A[8]; \quad \# \text{in C}$ alignment

$lw \$t0, 32(\$s3) \quad \# \text{temp reg} = A[8] \Rightarrow 32 = 8 \times 4$

$\text{add } \$t0, \$s2, \$t0 \quad \# \text{temp reg} = h + A[8]$

$sw \$t0, 48(\$s3) \quad \# \text{stores } h + A[8] = A[12] \Rightarrow 48 = 12 \times 4$

- Constant, or immediate operands

2 methods \Rightarrow (1) load constants, placed when program loaded)

(2) quick add instruction "add immediate" - addi

(ex) $\text{addi } \$s3, \$s3, 4 \quad \# \quad \$s3 = \$s3 + 4 \quad \nearrow \text{constant}$

Design Principle 3 : MAKE THE COMMON CASE FAST


- Constant operands occur frequently, & by including constants inside arithmetic instructions, ops are much faster & use less energy than if constants were loaded from memory

2.4 Signed & Unsigned Numbers

- humans \rightarrow think in base 10
- computers \rightarrow in binary digits \Rightarrow bits } $d \times \text{Base}^i$

$$\text{(ex)} \quad 1011_2 = (1 \times 2^3) + (0 \times 2^2) + (1 \times 2^1) + (1 \times 2^0),_{10} \\ = 11_{10}$$

- # bits 0-31 from RIGHT to LEFT \Rightarrow MIPS word



- TWO'S COMPLEMENT \Rightarrow to represent negative #'s : Beware programmer, logical for HW designer
 - * leading 0's \Rightarrow positive #
 - * leading 1's \Rightarrow negative #

$$32 \text{ bits} \Rightarrow -(2^{31}) \leq x \leq (2^{31}-1)$$

$$-2,147,483,648 \quad \downarrow \quad 2,147,483,647$$

DOES NOT have a corresponding (+) #

- in MIPS: 32 bits ; the MSB \equiv sign bit

* Programs want to deal w/ (+) #'s or (-) #'s & sometimes display (+) #'s

in C lang \Rightarrow unsigned int $\Rightarrow 0 \rightarrow 2^{32}$

$$\text{int} \Rightarrow -2^{31} \leq y \leq (2^{31}-1)$$

- quick way to negate 2's complement binary #

- invert every digit } why? $\because s + \bar{s} = -1$
 - add 1 to result } $s + \bar{s} + 1 = \emptyset$
- $$\bar{s} + 1 = -s$$

(Ex)

$$2_{10} = 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0010$$

negate \Rightarrow 1111 1111 1111 1111 1111 1111 1111 1101

add 1 \Rightarrow

$$\begin{array}{r} 1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1110 \\ + 1 \\ \hline 1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1110 \end{array}$$

\Rightarrow where $\emptyset = -(value\ if\ 1)$
shift 1 left

$$= -2$$

- Sign Extension: Convert an 16-bit binary version of 2 and -2
to 32 bit binary #'s

(a) $2 = \begin{array}{ccccccc} & & & & & & \text{MSB} \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 0 1 0 \end{array}$

convert by making 16 copies of the value in the MSB, here \emptyset ,
and placing that in the LEFT HAND HALF of the word;
the right half gets the old value:

$$\begin{array}{l} \text{16} \\ \downarrow \\ = 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0010 \end{array}$$

(b) Let's negate the 16-bit version of 2

$$\begin{array}{r} 0000\ 0000\ 0000\ 0010 \rightarrow \begin{array}{c} 1111\ 1111\ 1111\ 1101 \\ + 1 \\ \hline 1111\ 1111\ 1111\ 1110 \end{array} \\ \text{MSB} \end{array}$$

(c) Convert from 16- to 32-bit

$$\dots\ \dots\ \dots\ \dots\ \dots\ \dots\ \dots\ \dots$$

* This trick works b/c (+) 2's complements really have an infinite # of \emptyset 's
on the left & (-) 2's complements have an ∞ # of 1's on the left.

* 2's complement gets its name from the rule that unsigned sum
of an n -bit # & its negative is 2^n .


o. the complement or negation of a 2's complement # X is $2^n - X$

- in addition to sign/magnitude & 2's complement representation of negative #'s \Rightarrow 1's complement
 - * the negative of a one's complement \Rightarrow complement of X
 - (a) invert each bit $= 2^n - X - 1$

- attempt to be a better soln than sign magnitude
- like sign/magnitude \Rightarrow 1's complement has 2 zeros: (+) Ø
(-) Ø
- (+) & (-) #'s balanced
- requires an extra step to subtract a # \Rightarrow hence 2's complement better

2.5 Representing Instructions in the Computer

- instructions are kept in computer as series of 1's & 0's
 - $+5V$ $0V$ } physical representation
 - $+3V$
- each instr \equiv unique #
- pattern of instr \equiv forms execution
- convention to map register names to #'s
- in MIPS $\$S0 - \$S7 =$ registers 16 - 23
 $\$T0 - \$T7 =$ 11 8 - 15



* Since all computer data sizes are multiples of 4, HEXADECIMAL (base 16)

HEX: 0-8 ; A=10 ; B=11 ; C=12 ; D=13 ; E=14 ; F=15

OP = "opcode" - basic operation of instruction

RS = 1st reg source operand

RT = 2nd reg source operand

RD = reg destination \rightarrow get result

shamt = shift amount

funct = function code \rightarrow selects specific variant in opcode

Design Principle 4 : GOOD DESIGN DEMANDS GOOD COMPROMISE

- MIPS : Kept all instr same length

in differing instruction formats for different kinds of instr.

R-type (register)

I-type (immediate) \Rightarrow immediate & data for instruction

"I-format type"

opcode	1st regsrc oprand	2nd regsrc oprand	const or addr
6 bits	5 bits	5 bits	16 bits

16-bit addr \Rightarrow few can load any word within a region of $\pm 2^{15}$ (32,768 bytes)


or $\pm 2^{13}$ words (8192) & constants limited to $\pm 2^{15}$
 $4 = 2^2$ bytes/word

(Ex) Convert C lang to ASM to machine lang < p 98-99 >

STORED - PROGRAM CONCEPT of a Computer

Ex

CPU



- instructions represented as #'s \Rightarrow combinational logic
- programs are stored in memory \Rightarrow sequential logic to be read or written

2.6 Logical Operations

- operations to simplify the packing & unpacking of bits into words

Logical operations	C	Java	MIPSasm
shifts {			
shift left	<<	<<	sll - shift logical left
shift right	>>	>>>	srl - shift logical right
bit-by-bit AND	&	&	and, andc
bit-by-bit OR			or, ori
bit-by-bit NOT	~	~	nor

(Ex) $0000 \dots 0000\ 1001 = 9$ → $0000 \dots 1001\ 0000 = 144$

in \$s0 in \$t2

srl by 4 bits

↓ MIPS

$$144 = 9 \times 16$$

$$\uparrow$$

$$2^4$$

$sll \$t2, \$s0, 4$ # reg \$t2 = reg \$s0 << 4 bits

- "shift amount"
- "SHAMT" - field in the R format
- used in shift instructions

machine language version of $sll \$t2, \$s0, 4$

op	rs	rt	rd	shamt	funct
Ø	Ø	16	10	4	Ø

Review

MIPS instruction encoding

Instruction	Format	op	rs	rt	rd	shamt	funct	address
add	R	Ø	reg	reg	reg	Ø	32 ₁₀	n.a.
Sub	R	Ø	reg	reg	reg	Ø	34 ₁₀	n.a.
Add immediate	I	8 ₁₀	reg	reg	n.a.	n.a.	n.a.	constant
lw (load word)	I	35 ₁₀	reg	reg	n.a.	n.a.	n.a.	address (16-bit)
sw (store word)	I	43 ₁₀	reg	reg	n.a.	n.a.	n.a.	address (16-bit)

(Ex) $A[300] = h + A[300];$ \$t1 has base of array "A"

\$s2 has "h"

↓ compiled into
MIPS assembly

lw \$t0, 1200(\$t1) # temp reg \$t0 gets A[300]

add \$t0, \$s2, \$t0 # temp reg \$t0 gets h + A[300]

sw \$t0, 1200(\$t1) # store h + A[300] back into A[300]

↓ machine lang

op	rs	rt	rd	shamt	funct	address
35	9	8		1200		
Ø	18	8	8	Ø	32	
43	9	8		1200		

→ offset to select A[300]
 $= 300 \times 4 = 1200$
 \uparrow
 for alignment

Shift left \rightarrow by i bits gives same result of $* 2^i$

just like shifting a decimal # by i digits is $* 10^i$

logical

AND \Rightarrow isolates fields; "MASKING"

logical

OR \Rightarrow dual of AND

"NOT" as NOR in MIPS \Rightarrow in keeping w/ 3-operand format, MIPS designers decided to include NOR (not or) instead of NOT specifically.

\Rightarrow if one operand is 0, then that is equivalent to

$$= \text{NOT} : A \text{ NOR } 0$$

$$\Rightarrow \text{NOT}(A \text{ OR } 0)$$

$$= \text{NOT}(A)$$

2.7 - Instructions for Making Decisions

* a computer differs from a calculator b/c it can make decisions.

MIPS: 2 decision-making instructions, similar to an if with a goto


(a) `beg reg1, reg2, L1` "go to statement labeled "L1"
 IF the value in reg1 is EQUAL
 to value in reg2"

(b) `bne reg1, reg2, L1` "beg" = BRANCH IF EQUAL
 " go to statement labeled "L1"
 IF value reg1 NOT EQUAL
 to value in reg2"

"bne" = BRANCH IF NOT EQUAL

(b)

if ($i == j$)
 $f = g + h$
 else
 $f = g - h$



MIPS:

`bne $S3, $S4, Else`
`Add $S0, $S1, $S2`
`j Exit`
`Else: sub $S0, $S1, $S2`
`Exit: .`

(MIPS)

$j =$ "jump" to statement label

$f \rightarrow \$S0$
 $g \rightarrow \$S1$
 $h \rightarrow \$S2$
 $i \rightarrow \$S3$
 $j \rightarrow \$S4$

Loops

- iteration a computation

while loop

C:
 $\text{while } (\text{save}[i] == k)$
 $i += 1;$

$i \Rightarrow \$53$
 $k \Rightarrow \$55$
 $\text{save}[i] \Rightarrow \56

MIPS:

Loop: $\text{sll } \$t1, \$53, 2$ # $\$t1 = i * 2^2$

$\text{add } \$t1, \$t1, \$56$ # $\$t1 = \text{addr of save}[i]; \text{add } \$t1 + \text{base save}[i]$

$\text{lw } \$t0, 0(\$t1)$ # $\$t0 = \text{save}[i]; \text{load save}[i] \text{ into } \$t0$

$\text{bne } \$t0, \$55, \text{Exit}$ # goto Exit if $\text{save}[i] \neq k$

$\text{addi } \$53, \$53, 1$ # $i = i + 1$

$j \text{ Loop}$ # goto Loop labeled

Exit: ..

BASIC BLOCK \equiv sequence of instructions w/o branches, except possibly @ the end,
& w/o branch targets or branch labels, except possibly @ the beginning.

* one of the early phases of compilation is breaking the program into basic blocks.

TEST for EQUALITY / INEQUALITY

$\text{slt} \equiv \text{SET on less than}$ } compares 2 regs & sets the 3rd reg to 1
if first < second

(ex) $\text{slt } \$t0, \$53, \$54$ # $\$t0 = 1 \text{ IF } \$53 < \$54$

✓ IMMEDIATE version for working w/ constants

$\text{slti } \$t0, \$52, 10$ # $\$t0 = 1 \text{ IF } \$52 < 10$

* register \$zero = fixed value of zero

* reading ^{extra} reading \Rightarrow von Neumann's warning about the simplicity of the "equipment"

Comparisons with SIGNED & UNSIGNED #'s

* 1 in MSB \Rightarrow most likely a NEGATIVE # b/c POSITIVE #'s have 0 in MSB

* for unsigned #'s \rightarrow 1 in MSB is always > 0

} slt and slti \Rightarrow work w/ SIGNED integers
sltu \Rightarrow works w/ UNSIGNED integers
sltiu

* Treating signed #'s as if they were unsigned gives us a low cost way of checking $0 \leq y < y$, which matches the index out-of-bounds checks for arrays.

Key: NEGATIVE integers in 2's complement notation look like LARGE #'s in unsigned notation

(Ex) Bounds check shortcut: → use this shortcut to reduce an index-out-of-bounds check: jump to IndexOutOfBoundsException if $\$s1 \geq \$t2$ OR $\$s1 < 0$
→ uses sltu to do both checks

sltu \$t0, \$s1, \$t2 # \$t0 = 0 if $\$s1 \geq \text{length}$ OR $\$s1 < 0$
beq \$t0, \$zero, IndexOutOfBoundsException # if bad, go to ERROR

Case/Switch Statement: select 1 of many depending upon a single value.

- can either sequence of conditional tests (chain of if-then-else)

OR

- encodes as a table of addresses of alternative instruction sequences

JUMP ADDRESS TABLE / JUMP TABLE

↳ prog needs only to index into the table & then jump to appropriate sequence address

JUMP TABLE ≡ array of words containing addresses that correspond to labels in code.

* MIPS → jump register instruction (jr)

jr ≡ unconditional jump to address specified in reg.

2.8 - Supporting Procedures in Computer Hw

"procedure" or "function" ≡ tool used to structure programs & allow code to be reused
+ also easier to understand flow

SIX STEPS program MUST follow in execution of a procedure

1 - Place parameters in a place where the procedure can access them.

2 - Transfer control to the procedure.

3 - Acquire the storage resources needed for the procedure.

4 - Perform the desired task.

5 - Place the result value in a place where the calling program can access it.

6 - Return control to the point of origin, since the procedure can be called from several points in a program.

* registers are FASTEST place to hold data.

(12)

MIPS: following convention for procedure calling in allocating its 32 registers

$\$a0 - \$a3$: 4 argument registers in which to pass parameters

$\$v0 - \$v1$: 2 value registers in which to return values

$\$ra$: One return address register to return to point of origin
↳ register 31 (last reg on MIPS)

JUMP-AND-LINK instruction "jal" \equiv jumps to an address & simultaneously saves the address of the following instruction in register $\$ra$

ex) jal ProcedureAddress

$\$ra \equiv$ return address

JUMP REGISTER instruction "jr" \equiv unconditional jump to the address in reg.

ex) $jr \$ra$

Caller (calling prog) puts parameter values in $\$a0 - \$a3$

and uses $jal X$ to jump to procedure X (called "callee").

The callee then performs the calculations, places results in $\$v0 & \$v1$, and returns control to caller by $jr \$ra$

* PROGRAM COUNTER (PC): Implicit in the stored-program idea is the need to have a register to hold the address of the current instruction being executed. For historical reasons this reg called PROGRAM COUNTER, abbreviated PC.
 jal instruction actually saves $PC + 4$ in reg $\$ra$
 jal instruction actually saves $PC + 4$ in reg $\$ra$ to link to the following instr to set up the procedure return

Using More Registers in Procedures

* SPILL reg to MEMORY.

STACK: ideal data structure to spill reg (LIFO)

STACK POINTER: points to most recently allocated address in the stack to show where the next procedure should place the reg to be spilled OR where old reg values found.

- adjusted by one word for each reg saved or restored

- MIPS: reg 29 $\equiv \$sp$ adding to $\$sp$ shrinks the stack, popping values off.

STACKS grow from higher addr to lower addr \Rightarrow push values onto stack by subtracting from the $\$sp$

(Ex) Compiling a C procedure that does NOT call another procedure → called: "leaf procedures" (13)

"C lang" [int leaf-example(int g, int h, int i, int j) {
 int f;
 f = (g+h)-(i+j);
 return f;
 }]

$g \rightarrow \$a0$ $f \rightarrow \$sp$
 $h \rightarrow \$a1$
 $i \rightarrow \$a2$
 $j \rightarrow \$a3$

↓ compile into MIPS

"proc label" leaf-example:
 "save orig values of specific regs you will use & as to preserve for caller"
 addi \$sp, \$sp, -12 # adjust stack to make room for 3 items ($12 = 3 \times 4$)
 • sw \$t1, 8(\$sp) # save reg \$t1 for later
 • sw \$t0, 4(\$sp) # save \$t0 "
 sw \$sp, 0(\$sp) # save \$sp "

"body of procedure"
 add \$t0, \$a0, \$a1 # $\$t0 = g + h$
 add \$t1, \$a2, \$a3 # $\$t1 = i + j$
 sub \$sp, \$t0, \$t1 # $\$sp = f = \$t0 - \$t1$

"pre return value into \$v0"
 add \$v0, \$sp, \$zero # return f

"restore reg for caller"
 lw \$sp, 0(\$sp) # restore \$sp for caller
 • lw \$t0, 4(\$sp) # restore \$t0 for caller
 • lw \$t1, 8(\$sp) # restore \$t1 for caller

"adjust stack for caller"
 addi \$sp, \$sp, 12 # adjust stack to "delete" 3 items

"jump back to caller"
 jr \$ra # jump back to calling routine

"•" not necessary because

* * * To avoid saving & restoring a reg whose value is NEVER USED, which might happen w/ a temp reg, MIPS separates 18 of the regs into 2 groups

① $\$t0 - \$t9$: 10 temp regs that are NOT preserved by the callee (called procedure) on a procedure call

② $\$sp - \st : 8 saved regs that MUST be preserved on a procedure call, if used, the callee saves & restores them.

* THIS CONVENTION → reduces reg spilling.

Nested Procedures

- ex) recursive procedures

"C"
Code

```
int fact (int n) {
    if (n < 1)
        return (1);
    else
        return (n * fact (n-1));
}
```

parameter "n" \Rightarrow argument reg \$a0

↓ compile into MIPS asm

fact:

<div style="border: 1px solid black; padding: 5px; display: inline-block;">saves/preserves 2 regs on stack</div>	addi \$sp, \$sp, -8 # adjust stack to save/preserve 2 items sw \$ra, 4(\$sp) # save return address sw \$a0, 0(\$sp) # save argument "n"
--	---

* time fact called
store addr that
called fact
test for ($n \neq 1$), go
to L1 if $n \neq 1$

if $n \neq 1$, fact returns
1 by \rightarrow in \$v0. Then
pops 2 saved values
off stack & returns

<div style="border: 1px solid black; padding: 5px; display: inline-block;">since \$a0 + \$ra don't Δ to here, skip loading \$a0 + \$ra.</div>	slti \$t0, \$a0, 1 # test for $n < 1$ beq \$t0, \$zero, L1 # if $n \geq 1$, goto L1 addi \$v0, \$zero, 1 # return 1. (end of recursion) addi \$sp, \$sp, 8 # pop 2 items off stack jr \$ra # return to caller
---	--

L1:

<div style="border: 1px solid black; padding: 5px; display: inline-block;">if $n \neq 1$, on the call fact fact returns here: restore old ra & old argument, along w/ sp. next, value reg \$v0 gets product of old arg \$a0 & current value of \$v0 fact returns</div>	addi \$a0, \$a0, -1 # $n \geq 1 \rightarrow$ argument reg gets $(n-1)$ jal fact # call fact with $$a0 = (n-1)$ lw \$a0, 0(\$sp) # return from jal, restore arg n lw \$ra, 4(\$sp) # restore return addr addi \$sp, \$sp, 8 # adjust stack ptr to pop 2 items mul \$v0, \$a0, \$v0 # return $n * \text{fact}(n-1)$ jr \$ra # return to caller
---	--

* "C" variables → has type & storage

int char ...

↓ ↓ ↓

automatic : local to a procedure & then are discarded when proc exits.

static : exist across exits from & entries to procedures

◦ C variables declared outside all procedures ⇒ considered static,
as are any declared using "static" keyword.

* In MIPS : to simplify access to static data, MIPS reserves register "\$gp"

GLOBAL POINTER

PRESERVED ACROSS A PROCEDURE CALL

Preserved	Not preserved
Saved regs : \$S0 - \$S7	Temporary regs : \$T0 - \$T9
Stack pointer reg : \$SP	Argument regs : \$A0 - \$A3
Return address reg : \$RA	Return value regs : \$V0 - \$V1
Stack above \$SP	Stack below the \$SP

* If the SW relies on the frame pointer register OR on the global pointer register, they are also preserved.

Allocating Space for New Data on the Stack

* final complexity ⇒ stack is also used to store variables that are local to the procedure but do not fit in registers, e.g. local arrays or other data structures.


"PROCEDURE FRAME" \equiv the segment of the stack containing a procedure's saved registers
or
"ACTIVATION RECORD" \equiv & local variables

"FRAME POINTER" (\$fp) \equiv points to the first word of the frame of a procedure

- #fp offers a stable base register within a procedure for local memory references
- a \$sp may change during the procedure, & so references to a local variable in memory might have different offsets depending on where they are in the procedure, making it harder to understand

Stack Allocation

16




- The frame pointer (\$fp) points to the first word of the frame, after a saved argument reg, and the stack pointer (\$sp) points to the top of the stack.
- The stack is adjusted to make room for all the saved registers & any memory-resident local variables.
- Since the \$sp may change during program execution, it's easier for the programmer to reference variables via the stable \$fp, although it could be done just with the stack pointer & a little address arithmetic.
- If there are no local variables on the stack within a procedure, the compiler will save time by NOT setting & restoring the \$fp.
- When a \$fp is used, it is initialized using the address in \$sp on a call, & \$sp is restored using \$fp.

Allocating Space for New Data on the Heap

* in addition to automatic variables (in procedures) \rightarrow C programmers need space in memory for static variables & for dynamic data structures.

MIPS convention for memory allocation:

\$sp \rightarrow 7fff fffc



\$gp \rightarrow 0x1000 8000
0x1000 0000

pc \rightarrow 0x0040 0000

- Stack starts in high end of memory & grows down.
- 1st part of low end of memory is RESERVED, followed by the home of the MIPS machine code (TEXT) program code \rightarrow segment
- Above TEXT segment is STATIC DATA SEGMENT, which is the place for constants & other static variables.
- HEAP \equiv above STATIC, & it's where dynamic structures like linked lists "live".

* STACK & HEAP grow toward each other.

C allocates & frees memory space on the heap : malloc()
free()

- bugs
- "Memory leak" → forgetting to free space
→ eventually uses up so much memory that the OS may crash.
 - "dangling pointers" → freeing space too early
→ causes pointers to point to items that program never intended.

* Java/C# ⇒ uses automatic memory allocation & garbage collection to avoid the bugs.

MIPS Register Convention

Name	Reg #	Usage	Preserved on call?
\$zero	0	Constant value 0	not applicable (n.a.)
\$v0 - \$v1	2-3	values for results & expression evaluation	No
\$a0 - \$a3	4-7	Arguments	No
\$t0 - \$t7	8-15	Temporaries	No
\$s0 - \$s7	16-23	Saved	Yes
\$t8 - \$t9	24-25	More Temporaries	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	Yes

* Register 1 ⇒ \$at ≡ reserved for assembler (2.12 ^{section})

* Registers 26-27 ⇒ \$k0 - \$k1 ≡ reserved for OS

NOTE : What if more than 4 parameters for a procedure?

- MIPS convention ≡ place extra params on the stack just above the frame pointer.
 - The procedure expects 1st 4 parameters in \$a0 - \$a3 AND the rest in memory addressable via the \$fp.
 - As mentioned in caption of Fig 2.12, \$fp is convenient because all references to variables in the stack within a procedure will have the same offset. ~~if~~ \$fp is not necessary. (Ex) GNU MIPS C compiler uses a \$fp, but the MIPS C compiler from MIPS the company does NOT. it treats reg 30 as another save reg (\$s8)

2.9 Communicating with People

- Computers invented to crunch numbers. BUT when they became commercially viable \rightarrow used to process text.
8-bit bytes to represent strings : ASCII I
"American Standard Code for Info Interchange"
"human"

Due to popularity of text in programs:

- MIPS provides instructions to move bytes

$lb \Rightarrow$ Load Byte from memory, placing it in the rightmost 8 bits of a reg
* treated as signed

$sb \Rightarrow$ Store byte into memory from rightmost 8 bits of a reg.
* treated as signed

* signed vs. unsigned applies to loads as well as to arithmetic.

- the function of a signed load is to copy the sign repeatedly to fill the rest of the reg

→ called "Signed extension"

→ but the purpose is to place a correct representation of the number in that reg

- "unsigned loads" simply fill with 0's to the left of the data

- when loading a 32-bit word into a 32-bit register, the point is moot - signed & unsigned loads are identical.

∴ MIPS offers 2 flavors of loads for bytes: (a) load byte (lb) - treats byte as signed
4 thus sign-extends to fill the 24-left most bits of the reg

(b) load byte unsigned (lbu) - works w/ unsigned integers

- characters (represented by unsigned integers) for text processing are normally combined into strings, which have a variable # of chars.

∴ 3 possible ways to represent a string:

(a) 1st position reserved to give length of string

(b) accompanying variable has the length of string (as in a structure)

(c) the last position of the string is indicated by a character to mark end.

* C language \Rightarrow use (c) \rightarrow "null" in ASCII '~~\0~~' to mark end of string.

\rightarrow called "null byte termination"

Compiling a string copy procedure (using C strings)

C - code using arrays not pointers

```
void strcpy (char x[], char y[])
{
    int i;
    i = 0;
    while ((x[i] = y[i]) != '\0') /* copy & test byte */
    {
        i += 1;
    }
}
```

"copies string y to string x, using null byte termination convention in C"

↓ compile into assembly for MIPS:

* Assume that $\$t1$.base addresses for arrays X and Y are found in $\$a0$ and $\$a1$
 |. i is in $\$sp$

* strcpy → adjusts $\$sp$ and then saves the saved reg $\$s0$ on the stack:

strcpy:

addi $\$sp, \$sp, -4$ # adjust stack for one more item
 sw $\$s0, 0(\$sp)$ # save $\$s0$

to initialize i to 0, the next instruction sets $\$s0$ to 0
 # by adding 0 to 0 & placing that sum in $\$s0$

add $\$s0, \$zero, \$zero$ # $i = 0 + 0$

This is the start of the loop.

The address of $y[i]$ is first formed by adding i to $y[0]$

L1: add $\$t1, \$s0, \$a1$ # address of $y[i]$ in $\$t1$

NOTE: we don't have to multiply i by 4 since y is an array of bytes
 not of words, as in prior examples.

To load the char in $y[i]$, we use load byte unsigned, which puts
 the char into $\$t2$

lbu $\$t2, 0(\$t1)$ # $\$t2 = y[i]$

Similar addr calc puts addr of $x[i]$ into $\$t3$, & then char in $\$t2$ stored
 in that addr.

add $\$t3, \$s0, \$a0$ # addr of $x[i]$ in $\$t3$
 sb $\$t2, 0(\$t3)$ # $x[i] = y[i]$

beq $\$t2, \$zero, L2$ # if $y[i] == 0$, go to L2 [exit loop if char is 0 → end of string]



if not, increment i & loop back:

```
addi $sp, $sp, 1      # i = i + 1
j L1                  # go to L1
```

if we don't loop back, we reached last char of string; we restore
\$sp and the \$sp, and then return

```
L2: lw $sp, 0($sp)    # y[i] == 0 : end of string; restore old $sp
addi $sp, $sp, 4       # pop one word off stack
jr $ra                 # return
```

* see Section 2.14 for implementation using pointers in C language \Rightarrow that would avoid ops on i

* Since the procedure above for strcpy is a leaf procedure, the compiler could allocate i to a temporary reg and avoid saving & restoring \$sp.

* Instead of thinking of \$t regs as being just for temporaries, you can think of them as regs that the callee should use whenever convenient.

* When a compiler finds a leaf procedure, it exhausts all \$t regs before using regs it must save

* Characters & Strings in Java (UNICODE) \rightarrow 16-bits to represent a character
(2-bytes) unlike ASCII for English

lang that does NOT have special lang chars.

* For supporting 2-byte chars (unicode), MIPS has explicit instructions to load & store 2-byte chars/quantities

called HALFWORDS. (a) load half (lh) \Rightarrow loads a halfword from mem,
placing it in the rightmost
16 bits of a reg, sign-extends
to fill the 16 leftmost bits

(b) load half unsigned (lbu) \rightarrow works w/ unsigned integers,
like working w/ unicode.

(c) store half (sh) \rightarrow takes halfword from the
16 rightmost bits of a reg &
writes to memory

NOTE: * MIPS tries to keep the stack aligned to word addresses,

allowing the program to always use lw and sw (which must be aligned)
to access the stack.

* This convention means that a char variable allocated on the stack occupies 4 bytes,
even though it needs less. However, a C string variable or an array of bytes will pack
4 bytes per word, and a Java string variable or array of shorts packs 2 halfwords per word.

2.10 - MIPS addressing for 32-bit immediates and addresses

- * general solution for large constants & optimization for instruction addresses used in branches/jumps
- * Keeping all MIPS instrs 32-bits long \rightarrow simplifies HW.

32-bit immediate operands

- some constants are short & fit into the 16-bit field \Rightarrow some constants are bigger
- MIPS provides instr: load upper immediate (lui) → sets lower 16 bits to 0.
- specifically to set upper 16 bits of a constant integer in a register, allowing a subsequent instr to specify the lower 16 bits of the constant

(ex) load this 32-bit constant into \$50:

$C = \underbrace{0000\ 0000\ 0011\ 1101}_{61_{10}} \underbrace{0000\ 1001\ 0000\ 0000}_{2304_{10}}$

lui \$50, 61 # load upper 16 bits as decimal

ori \$50, \$50, 2304 # insert by or-ing the lower 16 bit value

p.129 elaboration
MUST do lui first b/c lui sets lower 16 bits to 0, & add copies leftmost bit of 16-bit immediate of instr into upper 16-bits of instr. No bits of a word are lost if immediate load is into a 16-bit register.

NOTE: either compiler or assembler must break large constants into pieces & then reassemble them into a register. \therefore assembler must have a temp reg to create long values.
\$at \rightarrow does this & is reserved for the assembler.

Addressing in Branches & Jumps

- MIPS jump instructions use J-type instr. format: 6 bits for op(field_{code}), 26 bits for addr field
- unlike jump instr, conditional branch instr. must specify 2 operands & branch address.
- \therefore 16-bits available for memory addressing $\rightarrow 2^{16}$ limit on programs \Rightarrow too small
 SO \Rightarrow need to specify reg used to add to branch address? calc $PC = Reg + Branch_Addr$
 This would allow 2^{32} for prog size and still be able to use conditional branching.
- QUESTION IS: WHICH REG? \Rightarrow Program Counter (PC) \equiv contains the address of the current instr.
- 50% of all conditional branches in SPEC benchmarks go to locations < 16 instr away.
- You can branch within $\pm 2^{15}$ words of current instr IF we use PC as the register to be added to the addr.
- Almost all loops & IF statements are much smaller than 2^{16} words \rightarrow so PC an ideal choice
- \Rightarrow "PC-Relative Addressing" \Rightarrow in MIPS used b/c all conditional branches' destinations is likely to be close to the branch.
- * MIPS architecture \rightarrow offers long addr for procedures calls by use J-type format for both jump and jump-and-link instr.

- Since all MIPS instr = 4 bytes long \rightarrow MIPS stretches the distance of the branch by having PC-relative addr refer to the # of WORDS to the next instr instead of the # of bytes.

o The 16-bit field can branch 4x further

o the 26-bit field in jump instructions is also a word addr \rightarrow represents a 28-bit byte addrs.

* Since the PC is 32 bits, 4 bits must come from somewhere else for jumps.

- The MIPS jump instruction replaces only the lower 28 bits of the PC, leaving the upper 4 bits of the PC unchanged.

- The loader & linker (sec 2.12) must be careful to avoid placing a program across an address boundary of 256 MB (64 million instr)

- Otherwise, a jump must be replaced by a jump reg instr preceded by other instrs to load the full 32-bit addr into a reg.

(Ex) Showing Branch Offset in Machine Lang

C-lang
while (Save[i] == k)
 i++;

assembly lang
Loop: sll \$t1,\$s3,2 # Temp reg \$t1 = 4 * i
add \$t1,\$t1,\$s6 # \$t1 = addr of save[i]
lw \$t0,0(\$t1) # temp reg \$t0 = save[i]
bne \$t0,\$s5, Exit # goto Exit if save[i] != k
addi \$s5,\$s3,1 # i = i + 1
j Loop # goto loop
Exit: # Exit while loop.
Exit while loop.

Machine code

addr	instructions in decimal					
800000	0	0	19	9	2	0
800004	0	9	22	9	0	32
800008	35	9	8	0		
800012	5	8	21		2	
800016	8	19	19		1	
800020	2	0	0000			
800024	00000000	00000000	00000000	00000000	00000000	00000000

Assume place loop at mem loc \$100000

R-type

R-type

I-type

I-type

I-type

J-type

Instructions

2 words down from = 4x2 = 8 down for
NEXT instr \$100016,
leading to \$100024,

representing "Exit"

$$\times 4 = 800000$$

Most cond branches are to a nearby location, but occasionally they branch far away, farther than can be represented in the 16 bits of the conditional branch instr. \Rightarrow Assembler inserts an unconditional jump to the branch target, & inverts the cond so that the branch decides whether to skip the jump.

(ex) `beg $S0, $S1, L1`

\downarrow replace w/ a pair of instrs that offer a much greater branching dist.

`bne $S0, $S1, L2`

`j L1`

L2:


MIPS Addressing Mode Summary

Addressing mode = one of many addressing regimes delimited by their varied use of operands &/or addrs.


MIPS addr modes:

(1) IMMEDIATE ADDRESSING — where operand is a constant w/i instr itself
 $\boxed{\text{op}|\text{rs}|\text{rt}|\text{immediate}}$ \rightarrow 16 bits

(2) REGISTER ADDRESSING — where operand is a reg




(3) BASE or DISPLACEMENT ADDRESSING — where operand is at the memory location whose addr is the sum of a reg & a constant in the instr




Note: versions of load & store access bytes, halfwords, or words

(4) PC-RELATIVE ADDRESSING — where the branch addr is the sum of the PC & a constant in instr.



Note: adding a 16-bit addr, shifted left 2 bits, to the PC

(5) PSEUDO-DIRECT ADDRESSING - where the jump addr is the 26 bits of the instruction concatenated with the upper bits of the PC



NOTE: concatenating 26-bit addr, that is shifted left 2 bits, with the upper 4 bits of PC

NOTE : Although we show MIPS as having 32-bit addresses, nearly all µprocs have 64-bit addr extensions → support larger programs
→ also supports upward compatibility to next generation architecture.

Decoding Machine Lang - see pp 134-135
- useful for deciphering a "core dump"

2.11 Parallelism & Instructions : SYNCHRONIZATION

- parallel execution is easier when tasks (and their data) are independent, but often they need to cooperate
- Cooperation usually means some tasks are writing new values that others must read
- Synchronize } to know when a task is finished writing so that it is safe for another to read tasks
- If they don't synchronize, there is a danger of a data race, where the results of the program can change depending on how events happen to occur.

DATA RACE : Two memory accesses form a data race if they are from different threads to same location, at least one is a write, and they occur one after another.
- Synchronization mechanisms typically built with user-level SW routines that rely on HW-supplied sync instructions.
 - we focus on lock & unlock sync ops in this chp.
- Lock/unlock - create regions where only one proc can operate ⇒ called **MUTUAL EXCLUSION**
- critical ability to implement synchronization in a multi-processor
 - ↳ set of HW primitives to ATOMICALLY READ & MODIFY a memory location

First key HW primitive to be used to build a basic sync primitive:

ATOMIC EXCHANGE / ATOMIC SWAP

- Interchanges a value in a register for a value in memory.
- Simple lock : $\emptyset \equiv \text{free}$
 $1 \equiv \text{unavailable}$
 - a proc tries to set the lock by doing an exchange of 1, which is in a reg, with a memory addr corresponding to the lock.
 - the value returned from the exchange instr is 1 IF some other processor had already claimed access & is \emptyset otherwise.
 - In the latter case, the value is immediately changed to 1, preventing any competing exchange in another proc from also retrieving a \emptyset .
 - The key to using the atomic exchange/swap primitive to implement synchronization is that the operation is ATOMIC.
 - the exchange is indivisible & 2 simultaneous exchanges are ordered by the HW
 So it is impossible for 2 proc trying to set the sync variable in this manner to both think they have simultaneously set the variable.
 - implementing a single atomic memory operation introduces some challenges in the design of the proc, since it requires both a memory read & a write in a single, uninterruptible instruction.
 - Alternative to that single, uninterruptible instr \Rightarrow a pair of instr in which the 2nd instr returns a value showing whether the pair of instr was executed as if the pair were atomic.
 - the pair is effectively atomic if it appears as if all other ops executed by any proc occurred before or after the pair.
 - thus, when an instr pair is effectively atomic, no other proc can change the value between the instructions.
 - In MIPS this pair of instr includes a special load called LOAD LINKED (ll) and a special store called STORE CONDITIONAL (sc)
 - These instr used in sequence - if the contents of the memory location specified by the load linked are changed before the store conditional to the same addr occurs, then the SC fails.

- The SC is defined to both (a) store the value of a register in memory AND

(b) change the value of that register to a 0 if it succeeds & to a 1 if it fails.

- Since the ll returns the initial value, & the SC returns 1 only if it succeeds, the following sequence implements an atomic exchange on the memory location specified by the contents of \$S1 :

```

try: add $t0, $zero, $s4    # copy exchange value
      ll $t1, $s1            # load linked
      sc $t0, $s1             # store conditional
      bne $t0, $zero, try     # branch store fails
      add $s4, $zero, $t1      # put load value + $s4
  
```

* An advantage of the load linked/store conditional mechanism is that it can be used to build other sync primitives, e.g.,

ATOMIC COMPARE & SWAP,

ATOMIC FETCH-AND-INCREMENT


) these, & more, require more code between ll & sc.

2.12 Translating & Starting a Program

4 steps in transforming a C program in a file on a disk into a program running on a computer.


(a) Compile

program.c



(b) assemble

assembly lang code




(c) link


(d) load

Object: machine code file

Object: library routines in mech code file




LINK



EXECUTABLE: mech code file



LOAD



MEMORY

ASSEMBLY

Assembly lang for any processor \Rightarrow pseudo instructions

have
↓
common variation of the processor's true
assembly lang instr often treated as if
it were an instr in its own right

} give a richer
set ofasm
instrs than
those implemented
in hw.

(Ex) MOVE \$t0, \$t1

\downarrow pseudo instr
for

add \$t0, \$zero, \$t1

(ex) blt \rightarrow slt and bne / as well as bgt, bge, ble
pseudo

(ex) converts branches to faraway locations into branch & jump

(ex) allows 32-bit constants to be loaded into a register despite the 16-bit
limit of the immediate instrs.

* MIPS assemblers use hexadecimal

* Assembler converts assembly code into an object file

\hookrightarrow combination of : Machine lang instr
· data
· info needed to place instr
properly in memory

* To produce the binary version of each instr,
the assembler must determine the addrs corresponding
to all labels

* Assemblers keep track of labels used in branches & data transfer instrs

in a SYMBOL TABLE

\rightarrow contains pairs of symbols & addrs

(Ex) an object file for a UNIX system contains 6 distinct pieces :

- object file header : describes the size & position of the other pieces of the obj file
- text segment : contains machine lang code
- static data segment : contains data allocated for the life of the program
 - can be static data - allocated throughout the program
 - and dynamic data - grow & shrink as needed.
- relocation info : id's instrs & data words that depend on absolute addrs when the prog is loaded into memory

— symbol table — contains the remaining labels that are not defined, such as external references

— debugging info — contains a concise descr of how the modules were compiled so that a debugger can associate machine instrs with C source files & make data structures readable.

LINKER

Instead of recompiling & re-assembling the whole program if a piece has changed, one compiles & assembles each procedure independently, so that a change in one file does not require a full compile & assembly.

↳ this requires a LINK EDITOR or LINKER


↳ takes all independently assembled machine lang programs & "Stiches" them together:

LINKER STEPS

- (1) Place code & data modules symbolically in memory
- (2) Determine the addrs of data & instr labels
- (3) Patch both the internal & external references

* Linker uses the relocation info & symbol table in each object module to resolve all undefined labels.

* if all external references are resolved, the linker next determines the memory locations each module will occupy.



MIPS memory alloc
for prog & data

- these addrs are only sim convention, not part of MIPS arch.
- \$sp initialized to 7FFF FFEC & grows downward toward data segment
- @ other end, the program code ("text") starts @ 0x0040 0000
- the static data starts @ 0x1000 8000
- dynamic data, allocated by malloc in C, & new in Java, is next, growing up toward the stack in the area called the HEAP
- \$gp is set to an addr to make it easy to access data; it's initialized to 0x1000 8000 so that it can access from 0x1000 0000 to 0x1000 FFEC using the (+) & (-) 16-bit offsets from \$gp

- * Since the files were assembled in isolation, the assembler could not know where a module's instrs & data would be placed relative to other modules.
- * When the linker places a module in memory, all ~~ABSOLUTE~~ references, that is, memory addrs that are not relative to a register, must be relocated to reflect its true location.
- The linker produces an EXECUTABLE FILE that can be run on a computer.
 In same file format as an object file
 except it contains no unresolved references.

LOADER

- After the executable file is on disk, the user prompts the OS to "run" the program
- The OS reads the program into memory & starts it
- In UNIX, the Loader follows these steps:
 - (1) Reads the executable file header to determine the size of the text & data segments
 - (2) Creates an address space large enough for the text & data
 - (3) Copies the instr & data from the obj file into memory
 - (4) Copies parameters (if any) to the main prog onto the stack
 - (5) Initializes the machine registers & sets the \$SP to the first free location
 - (6) Jumps to a start-up routine that copies the parameters into the argument registers & calls the main routine of the program.
 When the main routine returns, the start-up routine terminates the program with an exit system call.

Dynamically Linked Libraries

The first part of this section describes traditional approach to linking libraries before the program runs. Although this static approach is the fastest way to call library routines, there are a few disadvantages:

- the library routines become part of the executable code.
The statically linked program uses original library code, no updates.
- It loads all routines in the library that are called anywhere in the exec, even if those calls are not executed. The library can be large relative to the program; for example, the standard C lib is 2.5 MB.


↓ To overcome these disadvantages, use dynamically linked libraries (DLLs)

- DLLs = not linked & loaded until program is run.

- ↳ lazy procedure linkage \Rightarrow each routine is linked only AFTER it is called
- ↳ require extra space for the info needed for dynamic linking, but do not require the whole libraries be copied or linked.
- ↳ they pay a good deal of overhead the first time a routine is called, but only a single indirect jump thereafter.

Starting a Java Program

Translation hierarchy for Java



- upside for interpretation is portability.
- downside of interpretation is performance \rightarrow factor of 10 slowdown when compared to compiled
- JIT compiler \Rightarrow preserve portability & improve execution speed
 - \rightarrow translates while program is running
 - \rightarrow profile the running program to find where the "hot" methods are and then compile them into native instruction set
 - \rightarrow compiled portion is saved for the next time the program is run.

2.13 - A C Sort Example to Put It All Together

C-lang
swap
procedure

```
void swap(int v[], int k)
{
    int temp;
    temp = v[k];
    v[k] = v[k+1];
    v[k+1] = temp;
}
```

Swap: sll \$t1, \$a1, 2 # \$t1 = k * 4
add \$t1, \$a0, \$t1 # reg \$t1 = v + (k * 4) : \$t1 has addr v[k]
lw \$t0, 0(\$t1) # reg \$t0 (temp) = v[k]
lw \$t2, 4(\$t1) # reg \$t2 = v[k+1] → next element
sw \$t2, 0(\$t1) # v[k] = reg \$t2
sw \$t0, 4(\$t1) # v[k+1] = reg \$t0

WHEN TRANSLATING FROM C TO ASSEMBLY LANG, FOLLOW THESE GENERAL STEPS:

- STEPS:
- 1 - allocate registers to program variables 32 bits for MIPS convention on param passing - use \$a0-\$a3
 - 2 - produce code for the body of the procedure
 - 3 - preserve reg's across procedure invocation

Example Steps

Reg Alloc:

STEP 1: params: V, K \Rightarrow V \rightarrow \$a0 ; K \rightarrow \$a1 one that does not call other procedures
variables: temp \Rightarrow temp \rightarrow \$t0 since swap() is a leaf procedure

Procedure Call:

NOTE \Rightarrow mem addrs for MIPS refer to BYTE addrs \therefore words are 4 bytes apart

\therefore multiply index K by 4 before adding it to addr COMMON MISTAKE IN ASM PROGRAMMING
forgetting that sequential word addrs differ by 4 instead of 1.

```
sll $t1, $a1, 2 # reg $t1 = k * 4
add $t1, $a0, $t1 # reg $t1 = v + (k * 4) → $t1 has addr of v[k]
lw $t0, 0($t1) # load v[k] using $t1 : reg $t0 (temp) = v[k]
lw $t2, 4($t1) # load v[k+1] by adding 4 to $t1 : reg $t2 = v[k+1] → refers to next element of v
sw $t2, 0($t1) # store $t2 to swapped addr: v[k] = reg $t2
sw $t0, 4($t1) # store $t0 to swapped addr: v[k+1] = reg $t0 (temp)
```

STEP 3: Preserve \therefore since we're not using saved reg's in this leaf procedure, nothing to preserve.

NEXT: build a routine that calls the swap procedure, demonstrating complexity of asm programming

(32)

```
void sort(int v[], int n)
```

```
{ int i, j;  
for (i=0; i<n; i+=1)  
{ for (j=i-1; j>=0 && v[j] > v[j+1]; j-=1)  
{ swap(v, j);  
}  
}
```

Step 1: Regalloc \rightarrow $v \Rightarrow \$a0$; $n \Rightarrow \$a1$; $i \Rightarrow \$s0$; $j \Rightarrow \$s1$

→ don't forget to preserve

Step 2: Procedure Code

2 nested for loops & a cell to swap, which includes params

→ has 3 parts: initialization, loop test, & iteration increment

First loop:

```
for(i=0; i<n; i+=1)  $\Rightarrow$ 
```

pseudo instr
of MIPS
assembler

addi \$s0, \$s0, 1 # $i += 1$

```
move $s0, $zero #  $i = 0$ 
```

for/tst: slt \$t0, \$s0, \$a1 # $i < n$

$\$s0 > \$a1$

beq \$t0, \$zero, exit1 # $(i > n)$

body of 1st loop. $\$s0 > \$a1$

j for/tst # jump to test on 2nd loop $(i > n)$

Second loop:

```
for(j = i-1; j >= 0 && v[j] > v[j+1]; j-=1)
```

```
addi $s1, $s0, -1 #  $j = i-1$ 
```

exit1:

```
addi $s1, $s1, -1 #  $j = j-1$ 
```

loop test has 2 parts ($j >= 0$) & ($v[j] > v[j+1]$)

exit if either fail. \therefore first test must exit loop if 1st fails ($j < 0$)

for2tst: slti \$t0, \$s1, 0 # $\$t0 = 1$ if $\$s1 < 0$ ($j < 0$)

bne \$t0, \$zero, exit2 # go to exit2 if $\$s1 < 0$ ($j < 0$)

→ This branch skips over 2nd condition test. If it doesn't skip, then $j > 0$

→ test $v[j] > v[j+1]$ exits stat is NOT true OR $v[j] \leq v[j+1]$

addr is
 $\$s1$

addr is
 $\$t1$ where result be $\$s1 * 4$
or shift
left 2 bits

sll \$t1, \$s1, 2 # \$t1 = j * 4

add \$t2, \$a0, \$t1 # \$t2 = v + (j * 4)

now load v[j]

lw \$t3, 0(\$t2) # \$t3 = v[j]

Since we know the next element is just the following word, add 4 to address t2 to get v[j+1]

lw \$t4, 4(\$t2) # \$t4 = v[j+1]

Test of $v[j] \leq v[j+1]$ SAME AS $v[j+1] \geq v[j]$

slt \$t0, \$t4, \$t3 # \$t0 = 0 if \$t4 > \$t3

beq \$t0, \$zero, exit2 # go to exit2 if \$t4 > \$t3

Bottom of the 2nd loop jumps back to inner loop test

∴ j forward & jump to test of inner (2nd) loop

<Procedure call>

- Next step is body of the 2nd for loop \Rightarrow swap(v, j)

- calling swap is easy: jal swap

passing params from sort() to swap()

sort() needs values in regs \$a0 & \$a1 YET swap() needs to have its params placed in \$a0, \$a1

∴ one soln is to copy the parameters for sort into other regs earlier in procedure,

making \$a0 and \$a1 available for call to swap() \Rightarrow this copy FASTER than saving & restoring on the stack!

on move \$s2, \$a0 # copy param \$a0 to \$s2

move \$s3, \$a1 # copy param \$a1 to \$s3

Then we pass the params to swap()

move \$a0, \$s2 # first swap() param is v

move \$a1, \$s3 # second swap() param is j

Preserving reg

- must save the return addr in \$ra, since sort() is a procedure & is called itself

- sort() also uses saved regs \$s2, \$s1, \$s3 \rightarrow so they must be saved

∴ addi \$sp, \$sp, -20 # make room on stack for 5 regs

sw \$ra, 16(\$sp) # save \$ra on stack

sw \$s3, 12(\$sp) # save \$s3 on stack

sw \$s2, 8(\$sp) # save \$s2 on stack

sw \$s1, 4(\$sp) # save \$s1 on stack

sw \$sp, 0(\$sp) # save \$sp on stack

THEN the end of sort() reverses these, then adds \$r to return.

34

All MIPS version in assembly & C-lang sort() → see p155 or next page.

2.14 Arrays vs Pointers

- understanding pointers → challenge in C
- comparing assembly code that uses arrays & array indices to the assembly code using pointers
- use example procedure to clear a sequence of words in memory → one using array indices
- one using pointers

Array version of clear()

params → array → \$a0
size → \$a1
i → \$t0

move \$t0, \$zero # i = 0

loop1: sll \$t1, \$t0, 2 # \$t1 = i * 4
add \$t2, \$a0, \$t1 # \$t2 = addr of array[i]
sw \$zero, 0(\$t2) # array[i] = 0
addi \$t0, \$t0, 1 # i += 1
slt \$t3, \$t0, \$a1 # \$t3 = (i < size)
bne \$t3, \$zero, loop1 # if (i < size) go to loop1

* this works as long as size > 0.

ANSI C requires test of size before loop

Pointer version of clear()

params → array → \$a0
size → \$a1
p → \$t0

move \$t0, \$a0 # p = addr of array[0]


loop2: sw \$zero, 0(\$t0) # memory[p] = 0

addi \$t0, \$t0, 4 # p += 4 (increment ptr by 4), p to point to next word, b/c p is a ptr to an integer
Sll \$t1, \$a1, 2 # \$t1 = size * 4

add \$t2, \$a0, \$t1 # \$t2 = addr of array[size]

slt \$t3, \$t0, \$t2 # \$t3 = (p < &array[size])

bne \$t3, \$zero, loop2 # go to loop2 if (p < &array[size])



simplification of pointer version:

```

move $t0, $a0    # p = addr of array[0]
sll $t1, $a1, 2   # t1 = size * 4
add $t2, $a0, $t1 # t2 = addr of array[4]
loop2: sw $zero, $t0($t2) # Memory[p] = 0
        addi $t0, $t0, 4      # p = p + 4
        slt $t3, $t0, $t1 # t3 = (p < array[size])
        bne $t3, $zero, loop2 # if (p < array[size]) go to loop 2

```

* Comparing the two versions

- with arrays, multiply & add are inside the loop b/c i is incremented
+ each address must be recalculated from the new index
- memory pointer version increments the pointer p directly & moves it outside loop, reducing instructions executed per iteration to 4 from 6

→ this manual optimization ≡ compiler optimization of strength reduction
(shift instead of multiply)

+ of induction variable elimination
(rid of array addr calc w/ loops)

Chap 3 - Arithmetic for Computers

3.2 Addition & Subtraction

- * when adding operands w/ different signs, overflow cannot occur (b/c sum can't be > than one of operand)
- * when subtracting operands w/ ~~same~~ signs, overflow cannot occur: $x - y = x + (-y)$
- * lack of 33rd bit ⇒ so when overflow does occur the sign bit is set with the value of the result INSTEAD of the proper sign of the result.
⇒ since we need just one extra bit, only the sign can be wrong
- Signed
#s }
 {
- overflow occurs when adding two positive numbers
+ the sum is negative, or vice-versa ⇒ this means a carry out has occurred into the sign bit
 - overflow occurs in subtraction when subtract a (-) # from a (+) #
+ get a (-) result, OR when subtract a (+) # from a (-) #
+ get a (+) result ⇒ this means a borrow occurred from sign bit
- * what about overflow from signed #s (Integers)?
↳ commonly used for memory addr & overflow

o Computer designer \Rightarrow recognize 2 choices

- add, addi, sub \Rightarrow cause exceptions on overflow

- addu, addiu, subu \Rightarrow do not cause exceptions on overflow.

Overflow conditions for (+) and (-)

operation	Operand A	Operand B	Result indicating overflow
$A+B$	$>\phi$	$>\phi$	$<\phi$
$A+B$	$<\phi$	$<\phi$	$>\phi$
$A-B$	$>\phi$	$<\phi$	$<\phi$
$A-B$	$<\phi$	$>\phi$	$>\phi$

ALU : arithmetic logic unit \Rightarrow HW performs add / subtract


3.3. Multiplication

Ex) Multiplicand: 1000_0 ,
Multiplier: $\times 1001_0$

$$\begin{array}{r} 1000 \\ \times 1001 \\ \hline 0000 \\ 0000 \\ 0000 \\ 1000 \\ \hline 1001,000 \end{array}$$

ignoring the sign bit, the length of mult of n-bit multiplicand and an m-bit multiplier results in a product ($n+m$) bits long.

See p 231



Chap 4 - The Processor

- ch1 - explains perf of computer is determined by 3 key factors
 - instr count
 - clock cycle time
 - clock cycles per instr (CPI)
- ch2 - explains that the compiler & the instruction set arch (ISA) determine the instr count required for a given program
However, implementation of the processor determines both the clock cycle time & the # of clock cycles per instr.
- ch3 - describes arithmetic for computers : addition
 - subtraction
 - multiplication
 - division
 - floating point representation
- ch4 - explains & constructs the datapath & control unit for two different impls of the MIPS ISA.
 - explains the principles & techniques used in implementing a processor, starting w/ a highly abstract & simplified overview
 - next, builds up a datapath & constructs a simple version of a processor sufficient to implement an instr set like MIPS
 - then, covers a more realistic pipelined MIPS implementation

A Basic MIPS implementation

Key principles used in creating a datapath & designing the control

- lw and sw \leftarrow memory-reference instructions
load word store word
- add, sub, AND, OR, slt \leftarrow arithmetic - logical instructions
set less than
- beq and j
 - branch equal
 - jump

It does not include most integer instrs NOR any floating point

- choice of ISA determines many aspects of the impl
- choice of various impl strategies affects clock rate & CPI

- Review design principles:
- ① simplicity favors regularity
 - ② smaller is faster
 - ③ make the common case fast
 - ④ good design demands good compromise

Overview of the Implementation

— for every instr, the first 2 steps are identical

- ① Send the program counter (PC) to the memory that contains the code and fetch the instruction from that memory.
- ② Read one or two registers, using fields of the instruction to select the registers to read. For the Load word instr, we need to read only one register, but most other instrs require that we read two regs.

* After these 2 steps, actions required to complete the instr depend on the instr class:

- (a) memory-reference
- (b) arithmetic-logical
- (c) branches

(*) all instr classes (except jump) use the ALU after reading the regs.


- mem-ref instrs use ALU for addr calc
- arith-log instrs use ALU for op execution
- branches instrs use ALU for comparison

After using the ALU, actions required to complete various instr classes differ.

- mem-ref instr ⇒ access memory to either read data for a load or write data for a store
- arith-log instr ⇒ write data from ALU or memory back into a reg.
- branch instr ⇒ may need to change the next instr addr based on the comparison.
⇒ otherwise, PC incremented by 4 to get addr of next instr.

} for MIPS ISA, simplicity + regularity simplifies impl by making the execution of many of the instr classes similar. (RISC)

P302



- All instructions begin by using the PC to supply the instr addr to instr memory
- After the instr is fetched, the register operands used by an instr are specified by fields of that instr.
- Once reg operands have been fetched, they can be operated on to compute a memory addr (for a load or store), to compute an arithmetic result (for an integer arith-log instr), or a compare (for a branch)
- If the instr is an arith-log instr, the result from the ALU must be written to a reg.
- If the operation is a load/store, the ALU result is used as an addr to either store a value from the registers or load a value from memory into the regs.
- The result from the ALU or memory is written back into the reg file.
- Branches require the use of the ALU output to determine the next instr addr, which comes either from the ALU (where the PC and branch offset are summed) or from an addr that increments the current PC by 4
- The thick lines interconnecting the functional units represent buses, which consist of multiple signals.
- The arrows used to guide the reader in knowing how information flows
- Since signal lines may cross, explicitly show when crossing lines are connected by the presence of a dot where lines actually cross.

NOTE : every instruction begins execution on one clock edge and completes execution on the next clock edge.

- data going to a particular unit as coming from 2 different units/sources
 - so since they are signal lines, a CONTROL UNIT needs to select which source goes to which unit at the junction \Rightarrow USE MULTIPLEXOR or data selector.
- also, several of the units must be controlled depending on the TYPE of instr.
 - (ex) data memory must read or a load or write or a store
 - reg file must be written on a load and on an arith-log instr.
 - ALU must perform one of many ops
 - like the multiplexors, these ops are directed by a CONTROL UNIT

Control Unit

SEE pg 304 - Fig 4.2

- has input: instr \rightarrow used to determine how to set the control lines for the functional units and 2 of the multiplexors
- * the 3rd multiplexor \rightarrow determines whether $PC + 4$ or branch dest addr is written into the PC
 - \Rightarrow is set based upon the ZERO output of the ALU
 - \downarrow
used to perform the comparison of the BEQ instr.

* Regularity & simplicity of MIPS ISA

means that a simple decoding process can be used to determine how to set the control lines

- * NOTE: in this first ISA design, every instr begins exec on one clk edge & completes on the next clk edge.

- Remainder of this chapter \Rightarrow fill in details of MIPS basic ISA
 - add more functional units
 - increase # of conn's btwn units
 - enhance CONTROL UNIT to control what actions are taken for different instr classes
- Sections 4.3 & 4.4 \Rightarrow describe simple impl that uses a SINGLE LONG CLOCK CYCLE for every instr
- * THIS APPROACH IS NOT practical SINCE the clock cycle must be stretched to accommodate the longest instruction \Rightarrow soln \rightarrow pipelining (section 4.5)

Section 4.2 - Logic Design Conventions

- design of a computer \rightarrow must decide how logic implementing the computer will operate
 - AND
 - how the computer is clocked.
- datapath elements in MIPS consists of 2 types of logic:
 - combinational logic \Rightarrow data values \rightarrow depend upon only the inputs
 - state/sequential logic \Rightarrow state values \rightarrow depend upon state element (mem)
 - \hookrightarrow depend on inputs & internal state.
- MIPS ISA uses 3 types of state elements:
 - D-type FF (value + clk)
 - Registers
 - Memories


* NOTE: assertion \rightarrow logically high / true
 deassertion \rightarrow logically low / false

Clocking Methodology

- approach used to determine when data is valid and stable relative to the clock
- when signals can be written or read.
- ensures predictability

* For simplicity, assume "edge-triggered" clocking methodology

\hookrightarrow all state changes occur on a clock-edge (+) or (-)



Control signal: a signal used for a multiplexor selection OR for directing the operation of a functional unit

data signal: a signal containing information that is operated on by a functional unit.

- * An edge-triggered clocking methodology allows us to read the contents of a register, send the value thru some combinational logic, AND write that register IN THE SAME CLOCK CYCLE.


- * data bus : signals wider than 1 bit.

Section 4.3 Building a Data Path

Design a datapath design — start by examining major components required to execute each class of MIPS inst.

- * datapath element \equiv a unit used to operate on data held data within a processor
 - & in MIPS ISA \Rightarrow datapath elements include: instr
 - \equiv also have control signals
- look at datapath elements each MIPS instr needs:
 - * memory unit — to store instrs of a program & supply instr at a given addr
 - * PC — a reg that holds addr of the current instr
 - * adder — to increment PC to addr of next instr
 - hardwired "add" of ALU (combo logic)

Putting it together



↓ A portion of the datapath used for fetching instrs & incrementing PC ↓

- * To execute any instr, we must start by fetching the instr from mem.
- * To prepare for executing next instr, we must also increment PC so that it points at next instr, 4 bytes later.

R-format Instrs

6 bits	Shifts	Shifts	5 bits	shifts	6 bits
Op	rs	rt	rd	shamt	funct

- all read 2 regs
- perform an ALU op on regs
- write result to a reg

R-type } instrs.
or
arith-log }

add
sub
AND
OR
slt



* Register file = collection of Regs in which any Reg can be read or written by specifying the # of the reg in the file

32 bits long
addr in instr for reg is 5 bits
 $2^5 = 32$ possible reg

= Contains the reg state of the computer & need an ALU to operate on the values read from the Regs.

* Reg file always outputs the contents of whatever reg #'s are on the Read Reg inputs.

⇒ Writes, however, are controlled by the write control signal, which must be asserted for a write to occur at the clock edge



* Sign Extend = to increase

4.5 - Overview of Pipelining

- * pipelining : an implementation technique in which multiple instructions are overlapped in execution.
 - nearly universal today.

Analogy : "laundry activities"

Non-pipelined approach

- 1. Place one dirty load of clothes in the washer
2. When the washer is finished, place the wet load in the dryer.
3. When dryer finished, place the dry load on table & fold.
4. When folding done, put clothes away, & when done, start over with next load. (another person)

Pipelined approach

- takes much less time → more efficient, less idling.

- * as soon a washer finished with 1st load & placed in dryer,
load washer with 2nd load
- * when 1st load dry, place it on table to start folding,
move wet load to dryer, & next dirty load into washer
- * Next have another person put first completed load away,
you start folding 2nd load, dryer has 3rd load, & you
put 4th load into washer.
- * At this point, all steps (stages in pipelining)
are operating CONCURRENTLY

NOTE

As long as we have separate resources for each stage, we can pipeline the tasks.

- * Pipelining improves throughput

BUT time taken per step/stage remains fixed & is NOT shorter.
(paradox)

- * Reason pipelining is faster for many loads \Rightarrow all working in parallel, so more loads are finished per hour.

- * Pipeline speed-up : approaches $1/(\# \text{ stages})$

But is not exact due to start-up & wind-down!

5 stage-

Pipelining instructions execution

1. Fetch instruction from memory
2. Read registers while decoding the instruction
→ The regular format of MIPS instrs allows reading & decoding to occur simultaneously.
3. Execute the operation or calculate address
4. Access an operand in data memory.
5. Write the result into a register.

~~Max pipeline stages times of a computer are limited by slowest resource (ALU op or mem access)~~

(Q1) Single-cycle vs. Pipelined Performance

~~Assumptions~~ - single-cycle impl : - all instrs take 1 CLK cycle
 ∴ CLK cycle stretched to accommodate slowest instr.

- Op times : - 200ps - mem access
 200ps - ALU op
 100ps - Reg read/write

- write to reg file occurs in 1st half of clock cycle ; read in 2nd half.

Instr Class	Inst fetch	Reg read	ALU op	Data Access	Reg write	Total Time
lw	200ps	100ps	200ps	200ps	100ps	800ps ← slowest
sw	200ps	100ps	200ps	200ps	-	700ps
R-format (add, sub, AND, OR, slt)	200ps	100ps	200ps	-	100ps	600ps
Branch (beg)	200ps	100ps	200ps	-	-	500ps


∴ so time required for every instr becomes 800ps.

now for example, take 3 lw instrs : for single-cycle vs pipeline:

lw \$1, 100(\$0)

lw \$2, 200(\$0)

lw \$3, 300(\$0)



Pipeline time b/w 1st & 4th instr = $3 \times 200 \text{ ps} = 600 \text{ ps}$ } 4x performance
single-cycle time b/w " " " " = $3 \times 800 \text{ ps} = 2400 \text{ ps}$ } improvement.

NOTE AS #instr $\gg 1$, then speedup approaches 4: Right now w/ 3 instrs
 ex) add 1M instrs : $\frac{1M \times 200 \text{ ps}}{1M \times 800 \text{ ps}} = \frac{200M}{800M} = \frac{1}{4}$ } $\frac{2400}{1400} \approx 4$ b/c clock cycle of
 single-cycle = 800 ps } 4x.
 + pipeline = 200 ps } 4x.

Pipelining Speed-up formula

- * if stages perfectly balanced, then time b/wn instrs on the pipelined processor (assuming ideal conditions):

$$\frac{\text{Time b/wn instrs (pipelined)}}{\text{Time b/wn instrs (non-pipelined)}} = \frac{\# \text{ pipe stages}}{\# \text{ pipe stages}}$$

- * under ideal conditions & w/ a large # of instrs, speed-up \approx # pipe stages

so w/ 5-stages \Rightarrow we should have $\frac{800 \text{ ps}}{5} = 160 \text{ ps}$ clock cycle, BUT as we see in our diagram, the stages are not balanced.

Also, pipelining involves overhead.

- * time/instr (pipelined) $>$ min possible & speedup $<$ # of pipeline stages

4-11
* Pipelining improves performance by

INCREASING INSTR THROUGHTPUT

as opposed to decreasing execution time of an individual instr.

Designing Instr Sets for Pipelining

(a) - all instr same length \rightarrow easier to fetch in 1st stage & to decode in 2nd stage
 \downarrow
in MIPS + 16 bit; but is not true \Rightarrow instr length vary 1-17 bytes

(b) few instr formats

\rightarrow source reg fields located in same place in each instr. \Rightarrow symmetry.

\therefore 2nd stage can begin reading the reg file at the same time
the HW determines what type of instr was fetched.

\Rightarrow if NOT true \Rightarrow need to split 2nd stage, resulting in 6 pipeline stages
(downside)

(c) Memory operands only appear in loads & stores

\therefore use exec stage to calc an addr & then access memory in following stage

(d) Operands aligned in memory

\therefore don't need to be concerned with a single data transfer instruction
requiring 2 data memory addrs \Rightarrow requested data can be transferred
between proc & memory in a single
pipeline stage.

(e) writes at most one result

& does this in the last stage of the pipeline

Pipeline hazards

Hazard = a situation in pipelining when the next instr cannot execute in the
next, following clock cycle

3 types of hazards

- Structural hazard
- Data hazard
- Control hazard

Structural Hazard

- HW cannot support combo of instr in same clock cycle

(Ex) in MIPS w/o two memories

(Ex) in laundry → have a washer-dryer or roommate busy to fold clothes.

Data Hazard

- when pipeline must be stalled b/c one step must wait for another to complete.
- when pipelined planned instruction cannot execute in the proper clock cycle b/c the data that is needed to execute the instrs is not yet available.
- arises from dependence of one instr on an earlier one that is still in the pipeline

(Ex) add \$5\$, \$t0\$, \$t1

sub \$t2, \$5\$, \$t3

the add instr doesn't write its result until the 5th stage

so need to wait/waste 3 clock cycles in pipeline

One soln ⇒ have compiler id & remove all such hazards → and not too satisfactory

* these dependencies happen too often, delay too long

Primary soln: "forwarding" or "bypassing"

- observe that we don't have to wait for the instr to complete before trying to resolve the hazard

⇒ for above code, as soon as ALU creates the sum, supply the sum as the input for the sub

"forwarding"

or
"bypassing"

⇒ extra HW to retrieve missing item
early from the internal resources


} Cannot prevent
ALL pipeline stalls
↓
data hazards

See (Ex) on pg 336: Fig 4.28 + Fig 4.29

* load-use data hazard

- a specific form of data hazard in which the data being loaded by a load instr has not yet become available when it is needed by the proc by another instr.

(Ex) Fig 4.30
 $lw \$50, 200(\$t1)$
 $sub \$t2, \$50, \$t3$



bubble \equiv pipeline stall

- a stall initiated in order to resolve a hazard

SOLN: HW detection OR SW that reorders code to avoid load-use pipeline stalls

see (Ex) on p 338-339

Control Hazard (branch hazard)

- when the proper instr cannot execute in the proper clock cycle for the pipeline b/c the fetch instr is not the one that is needed; that is, the flow of instruction addrs is not what the pipeline expected.
- arises from the need to make a decision based on the results of one instruction while others are executing

"branch prediction" = method of resolving a branch hazard that

- assumes a given outcome for the branch
- & proceeds from that assumption rather than waiting to ascertain the actual outcome.

* most likely in a loop, you return to "start"

* when the guess is wrong, the pipeline control must ensure that the instructions following the wrongly guessed branch have no effect

- & must restart the pipeline from the proper branch addr

* in case of longer pipelines(stages) \rightarrow raises "cost" of mis-prediction