

Standard for RealTek DVD Recordable

Date: 2014-12-12

PCIE-DVR Bridge Architecture

RealTek specification on DVD Recordable Technology



Specification for PCIE-DVR: Root Complex Architecture Specification

Warning

This document is not a DVD Standard. It is distributed for review and comment. It is subject to change without notice and may not be referred to as a DVD Standard. Recipients of this document are invited to submit, with their comments, notification of any relevant patent rights of which they are aware and to provide supporting documentation. Distribution does not constitute publication.





1.1 PCI-Express Root Complex Register

Name	From Addr	To Addr	Size	Description
PCI CFG Register	0x9804_E000	0x9804_E03C	64B	PCI compatible register
PCIe Dev Register	0x9804_E040	0x9804_E0FC	192B	PCI-Express device specific register
PCIe Ext Register	0x9804_E100	0x9804_E9FC	2816B	PCI-Express Extend Configuration
DVR Register	0x9804_EC00	0x9804_EFC-		DVR space register

Table 1: PCI-Express 1.1 Root Complex Register Mapping Table

Name	From Addr	To Addr	Size	Description
PCI CFG Register	0x9803_B000	0x9803_B03C	64B	PCI compatible register
PCIe Dev Register	0x9803_B040	0x9803_B0FC	192B	PCI-Express device specific register
PCIe Ext Register	0x9803_B100	0x9803_B9FC	2816B	PCI-Express Extend Configuration
DVR Register	0x9803_BC00	0x9803_BFC-		DVR space register

Table 2 PCI-Express 2.0 Root Complex Register Mapping Table

The offset of L1SUB_CAP register is wrong in DW MAC data book, please reference table 16.

Register	Offset	Description
L1SUB_CAP_HEADER_REG	0x170	Description: L1 Substates Extended Capability
		Header. For a description of this standard
L1SUB_CAPABILITY_REG	0x174	ription: L1 Substates Capability Register. For a
		description of this standard PCIe
L1SUB_CONTROL1_REG	0x178	Description: L1 Substates Control 1 Register. For a
		description of this standard PCIe
L1SUB_CONTROL2_REG	0x17c	Description: L1 Substates Control 2 Register. For a
		description of this standard PCIe

Table 3: Registers for Address Block: PF0_L1SUB_CAP






Figure 1: PCI-e register mapping

1.1.1 PCIE 1.1 DVR register

Module::pcie	Register::SY	S_CTR	Set::	1 ATTR::etrl	Type::SR	ADDR::0x9804_EC00	
11							
Nam	e	Bits	R/W	Default		Comments	
Rvd		3123	-(-	-		
clk_reqkeep		22	R/W	'b0	1: stop requ	est pipe clk from PCIE	
					PHY		
			•			ipe clk from PCIE PHY	
						is clk_sys domain to	
					avoid dead	lock	
clk_req_mux		21	R/W	'b0	switch PCII	E PHY clk_req_n control	
					from Mac to	regif. When set,	
					clk_req_n o	f PHY control by	
					clk_reqkeep	o, otherwise by PCIE	
					Mac		
					this register	is clk_sys domain to	
					avoid dead	· · · · ·	
tran_en		20	R/W	'b0	enable pcie	translation address	
mm_io_type		19	R/W	'b0	PCIE addre	ss trans enable in MM	
					mode or IO		
					1 : MM mo	<u>de</u>	
					0: IO mode		
phy_mdio_oe		18	R/W	'b0	PCIe MDIO output polarity (FPGA)		
phy_mdio_rstN		17	R/W	'b0	PCIe PHY register reset (FPGA)		
app_init_rst		16	R/W	'b0	One Pulse trigger		
Rvd		15:12	-	-	-		
dis_ck_gate		11	R/W	'b0	Disable cl	ock gating	



dis_rw_flow	10	R/W	'b0	Disable dbus W/R flow control
loopback_en	9	R/W	'b0	Enable loopback
dir_req_info_en	8	R/W	'b0	Enable to use field 1801_EC18
Rvd	76	-	-	-
indir_cfg_en	5	R/W	'b0	Enable cfg command using indirect
dir_cfg_en	4	R/W	'b0	Enable cfg command using direct
rcv_addr0_en	3	R/W	'b0	Receiver address translation enable
rcv_addr1_en	2	R/W	'b0	Receiver address translation enable
app_ltssm_en	1	R/W	'b0	Application ready enable to initial
				raining
rcv_trans_en	0	R/W	'b0	Receiver translation mechanism
				enable

Module::pcie Register:: 11	INT_CTR	Set::1	ATTR::ctrl	Type::SR	ADDR::0x9804_EC04
Name	Bits	R/W	Default		Comments
Rvd	3114	-	-	-	
link_up_intp_en	13	R/W	'b0	-	
pcie_legacy_msi_en	12	R/W	'b0	-	
pme_msi_intp_en	11	R/W	'b0	-	
aer_rc_err_msi_intp_en	10	R/W	'b0	-	
cfg_sys_err_rc_intp_en	9	R/W	'b0	-	
pm_to_ack_intp_en	8	R/W	'b0	-	
vendor_msg_intp_en	7	R/W	'b0	-	
rtgt_error_intp_en	6	R/W	'b0	-	
rtgt_timeout_intp_en	5	R/W	,p0	-	
rcpl_error_intp_en	4	R/W	'b0	-	
rcpl_timeout_intp_en	3	R/W	'b0	-	
dir_error_intp_en	2	R/W	'b0	-	
indir_cfg_intp_en	1	R/W	,p0	-	
indir_mio_intp_en	0	R/W	'b0	-	

Module::pcie Register::GN	R_INT	Set::1	ATTR::nor	Type::SR ADDR::0x9804_EC08		
Name Name	Bits	R/W	Default	Comments		
Rvd	3116	-	-	-		
link_up_int	15	R	'b0	-		
pcie_legacy_msi_int	14	R	'b0	-		
pm_to_ack_int	13	R	'b0	-		
cfg_sys_err_rc_int	12	R	'b0	-		
pcie_legacy_int	11	R	'b0	Disable through cfg_reg		
cfg_radm_vendor_msg_int	10	R	'b0	-		
cfg_pme_msi	9	R	'b0	-		
cfg_pme_int	8	R	'b0	-		
cfg_aer_rc_err_msi	7	R	'b0	-		
cfg_aer_rc_err_int	6	R	'b0	-		
intp_rtgt	5	R	'b0	Slave receiver interrupt		
intp_rcpl	4	R	'b0	Master receiver interrupt		
intp_dir_cfg	3	R	'b0	Direct CFG interrupt status		
intp_dir_mio	2	R	'b0	Direct MIO interrupt status		
intp_cfg	1	R	'b0	Indirect CFG interrupt status		
intp_mio	0	R	'b0	Indirect MIO interrupt status		



Module::pcie 11	Register::PC	IE_INT Set::1 ATTR::nor Ty		Type::SR	ADDR::0x9804_EC0C	
Nar	me	Bits	R/W	Default		Comments
Rvd		314	-	-	-	
intp_intd		3	R	'b0	Interrupt I	O status register
intp_intc		2	R	'b0	Interrupt (C status register
intp_intb	_intb		R	'b0	Interrupt B status register	
intp_inta	0 R 'b		'b0	Interrupt A	A status register	

Module::pcie Register::D	BI_CTR	BI_CTR Set::1 ATTR::ctrl Ty		Type::SR	ADDR::0x9804_EC10
Name	Bits	R/W	Default		Comments
Rvd	3110	-	-	-	
dbi_io_access	9	R/W	'b0	DBI access i	s an I/O access
dbi_rom_access	8	R/W	'b0	DBI access I	ROM expansion
dbi_bar_num	75	R/W	'b0	BAR numbe	r of current DBI
dbi_func_num	42	R/W	'b0	Function num	mber of current DBI
dbi_cs2_access	1	R/W	'b0	1'b1: read/w	rite CDM mask register
dbi_cmd_access	0	R/W	'b0	1'b1: ELBI	ous, 1'b0: CMD

Module::pcie	Register:: IN	INDIR_CTR		Register:: INDIR_CTR		Set::	1	ATTR:	ctrl	Type::SR	ADDR::0x9804_EC14
Nam	ne	Bits	R/	W		Defaul	t		Comments		
Rvd		3114	-			1-		_			
req_info_align		13	R/	W		'b0		Indirect aut	Indirect auto alignament enable		
req_info_attr		1211	R/	W		'b0		-			
req_info_ep		10	R/	W		, p0		-			
req_info_tc		97	R/	W	1	'b0		-			
req_info_type		62	R/	W		'b0		-			
req_info_fmt	·	10	R/	W		'b0		-			

Module::pcie Register:: D	ster:: DIR_CTR		tegister:: DIR_CTR Set::1 ATTR::ctrl		Type::SR	ADDR::0x9804_EC18	
Name	Bits	R/W	Default		Comments		
Rvd	3114	-	-				
req_info_align	13	R/W	'b0	direct auto	alignament enable		
req_info_attr	1211	R/W	'b0	-			
req_info_ep	10	R/W	'b0	-			
req_info_tc	97	R/W	'b0	-			
req_info_type	62	R/W	'b0	-			
req_info_fmt	10	R/W	'b0	-			

Module::pcie 11	Register::MD	DIO_CTR		Set::1 ATTR::ctrl		Type::SR ADDR::0x9804_EC1C	
Nan	ne	Bits	R/V	V	Default		Comments
data		3116	R/V	V	'h0	Write data or read data.	
phy_addr		1513	R/V	V	'd0	MDIO PHY addressing value.	
phy_reg_addr		128	R/V	V	'd0	MDIO Register addressing value	
mdio_busy		7	R/V	V 'd0 -			



mdio_st	65	R/W	'd0	MDIO host controller state Monitor		
mdio_rdy	4	R/W	'd0	MDIO Pre-amble signal Monitor		
mclk_rate	32	R/W	'd0	MDIO clock rate selection:		
				2'b00: clk_sys/32		
				2'b01: clk_sys/16		
				2'b10: clk_sys/8		
				2'b11: clk_sys/4		
mdio_srst	1	R/W	'd0	Assert 1'b1 to do soft reset		
mdio_rdwr	0	R/W	'd0	1'b0: read, 1'b1: write		

Module::pcie 11	Register::PC	Register::PCIE_BASE0		Set::1	ATTR::ctrl	Type::SR	ADDR::0x9804_EC20
Nan	ne	Bits	R	/W	Default		Comments
rtrans_base_ado	dr	310	R	/W	'b0	-	

Module::pcie 11	Register::PC	:PCIE_BASE1		Set::1	ATTR::ctrl	Type::SR	ADDR::0x9804_EC24
Nan	ne	Bits	R	/W	Default		Comments
rtrans_base_ad	dr	310	R	/W	'b0	-	

Module::pcie 11	Register::PC	r::PCIE_MASK0		Set::1	ATTR::	etrl	Type::SR	ADDR::0x9804_EC28
Name Bits R		/W Default		Comments				
rtrans_mask		310	R	/W	,q0		Read only,	max 256MB for BA

Module::pcie Register::P	CIE_MASK1	Set::1	ATTR::ctrl	Type::SR	ADDR::0x9804_EC2C	
Name Bits		R/W	Default	Comments		
rtrans_mask	310	R/W	'd0	Read only,	max 256MB for BA	

Module::pcie Register::PCIE_TRAN0 11		Set::	1 ATTR::ctrl	Type::SR	ADDR::0x9804_EC30		
Name	Name Bits R/		Default		Comments		
rtrans_addr_in	in 310 R/		'b0	This address replace the address of inbound request header for 31 to 0 bit			

Module::pcie	Register::PCIE_TRAN1		Set::	1 ATTR::ctrl	Type::SR	ADDR::0x9804_EC34		
Nan	ne	Bits R/		/W	Default	Comments		
rtrans_addr_in		310 R/		/W	'b0	This address replace the address of		
					1	juest header for 31 to 0		
						bit		

Module::pcie	Register::Cl	FG_CT	Set::1	ATTR::nor_up	Type::SR	ADDR::0x9804_EC38
Nam	me Bits		R/W	Default		Comments



Rvd	311	-	-	-
go_ct	0	R/W	'b0	Start DMA transfer, clear after done

Module::pcie Register::CI	FG_EN	Set::1	ATTR::ctrl	Type::SR ADDR::0x9804_EC3C		
Name	Bits	R/W	Default	Comments		
Rvd	3124	R/W	-	-		
bus_num	2316	R/W	'd0	-		
dev_num	1511	R/W	'd0	-		
fun_num	108	R/W	'd0	-		
byte_cnt	74	R/W	'd0	Store byte enable bits		
Rvd	3	-	-	-		
error_en	2	R/W	'b0	Enable error timeout timer		
byte_en	1	R/W	'b0	Byte enables default signal		
				"0": 1111, enable all		
		"1": Byte_cnt_7to4_		"1": Byte_cnt_7to4_0c		
wrrd_en	0	R/W	'b0	"0": read op, "1": write op		

Module::pcie 11	Register::CI	FG_ST	Set::1	AT	ATTR::nor_up		Type::SR	ADDR::0x9804_EC40
Nam	ne	Bits	R/W		Defa	ılt		Comments
Rvd		312	-		-4		-	
error_st		1	1 R/W		'b0		Write 1 to	clear
done_st		0	R/W		,p0		Write 1 to	clear

Module::pcie Register::CF	G_ADDR	Set::1	ATTR::ctrl	Type::SR	ADDR::0x9804_EC44
11					
Name	Bits	R/W	Default	Comments	
space_addr	310	R/W	'd0-	PCI CFG format, spec: 3.2.2.3.2	

11	
Name Bits R/W Default	Comments
space_wdata 310 R/W 'd0	PCI CFG data to be write

Module::pcie 11	Register::Cl	FG_RDATA	Set::1	ATTR::nor_up	Type::SR	ADDR::0x9804_EC4C
Nam	Name Bits		R/W	Default		Comments
space_rdata		310	R/W	'd0	PCI CFG data read back	

Module::pcie 11	Register::M	IO_CT	Set::1 ATTR::nor_up		Type::SR	ADDR::0x9804_EC50	
Nam	ie	Bits	R/W	Default		Comments	
Rvd		311	-	-	-		
go_ct		0	R/W	'b0	Start DMA	transfer, clear after done	

Module::pcie	Register::MIO_ST	Set::1	ATTR::nor_up	Type::SR	ADDR::0x9804_EC54
11					



Name	Bits	R/W	Default	Comments
Rvd	312	-	-	-
error_st	1	R/W	'b0	Write 1 to clear
done_st	0	R/W	'b0	Write 1 to clear

Module::pcie Register::M	IO_EN	Set::1	ATTR::ctrl	Type::SR ADDR::0x9804_EC58
Name	Bits	R/W	Default	Comments
timeout_cnt_value	318	R/W	'd0	Timeout counter expired value
byte_cnt	7.4	R/W	'd0	Store byte enable bits
Rvd	3	-	-	-
error_en	2	R/W	'b0	Enable error timeout counter
byte_en	1	R/W	'b0	Byte enable default signal
	<i>y</i> –			"0": 1111, enable all
				"1": byte_cnt_11to8_20
wrrd_en	0	R/W	'b0	"0": read, "1" write

Module::pcie 11	Register::M	Register::MIO_ADDR		Set::1	ATTR::ctrl	Type::SR ADDR::0x9804_EC5C		LEC5C	
Nam	ne	Bits	R/	W	Default		Comi	ments	
pcie_addr		310	R/	W	'd0	PCI M an	nd IO ado	dress	

Module::pcie 11	Register::M	Register::MIO_WDATA		Set::1	ATTR:	ctrl	Type::SR	ADDR::0x9804_EC60
Nam	ne	Bits	R/W	I	Default			Comments
pcie_wdata		310	R/W	I	'd0		PCI MM an	d IO data to be write

Module::pcie 11	Register::M	IO_RDATA	Set:	::1	ATTR::nor_up	Type::SR	ADDR::0x9804_EC64
Nam	Name Bits		R/W	V	Default		Comments
pcie_rdata		310	R/W	V	'd0	PCI MM an	d IO data read back

Module::pcie Register::1	PHY_CTR	Set::1	ATTR::ctrl	Type::SR	ADDR::0x9804_EC68
Name	Name Bits		Default		Comments
Rvd	315	-	-	-	
RX50_LINK	4	R/W	ʻb1	PHY 50ol	nm power save
				0 = saved,	by can't link training
				1 = off	
POW_PCIEX	3	R/W	'b0	Power rstl	N for pcie phy analog
				$0 = \text{reset } \alpha$	on
				$1 = \text{reset } \alpha$	off
REG_PLLDVR	20	R/W	'b0	Enable PI	L to give device 100MHz
				clk.	
				000 = off,	received clock (device)
				001 = on,	drive clock (host)

Module::pcie 11	Register::PV	WR_CTR	Set::1	ATTR::ctrl	Type::SR	ADDR::0x9804_EC6C
Nam	ne	Bits	R/W	Default		Comments
Rvd		317	-	-	-	
app_pmxmt_tui	noff	6	R/W	'b0	-	



app_clk_req_n	5	R/W	'b0	-
app_clk_pm_en	4	R/W	'b0	-
sys_aux_pwr_det	3	R/W	'b0	-
app_ready_enter_123	2	R/W	'b0	-
app_req_exit_11	1	R/W	'b0	-
app_req_enter_11	0	R/W	'b0	-

Module::pcie	Register::PC	CIE_DBG	Set::1	ATTR::ctrl	Type::SR	ADDR::0x9804_EC70
Nam	ne	Bits	R/W	Default		Comments
Rvd		3113	-	=	-	
dbg_sel1		127	R/W	'b0	Select deb	oug signal sets to be
						a cp_dbg_out1
dbg_sel0		61	R/W	'b0		oug signal sets to be
					probed via	a cp_dbg_out0
dbg_en		0	R/W	'b0	Debug en	able
						selected signals can be
					probed via debug ports. When clear	
					both cp_dbg_out0 and cp_dbg_out	
					are static	16'h0.

Module::pcie	Register::DI	R_ST	Set::1	AT	ΓR::nor_up	Type::SR	ADDR::0x9804_EC74
11							
Nam	e	Bits	R/W	r	Default	Comments	
Rvd		312	-			-	
cfg_rerror_st		1	R/W		'b0	Write 1 to clear	
mio_rerror_st		0	R/W		'b0	Write 1 to clear	

Module::pcie 11	Register::DIR_EN		Set::1	ATTR::ctrl	Type::SR	ADDR::0x9804_EC78
Name	;	Bits	R/W	Default		Comments
timeout_cnt_valu	ıe	318	R/W	'd0	-	
Rvd		71	-	-	-	
timeout_en		0	R/W	'b0	Rack to sb2 when read error	

Module::pcie Register::RC	CPL_ST	Set::1	ATTR::nor_up	Type::SR	ADDR::0x9804_EC7C
11					
Name	Bits	R/W	Default		Comments
Rvd	318	-	-	-	
rcpl_status	75	R/W	'd0	Complition status	
rcpl_error_st	4	R/W	'd0	Write 1 to clear	
tlp_abort_st	3	R/W	'd0	Write 1 to clear	
dllp_abort_st	2	R/W	'd0	Write 1 to clear	
ecrc_error_st	1	R/W	'd0	Write 1 to clear	
rcpl_timeout_st	0	R/W	'd0	Write 1 to clear	

Module::pcie 11	Register::RCPL_ADR		Set::1	ATTR::nor_up	Type::SR	ADDR::0x9804_EC80
Name		Bits	R/W	Default		Comments
nor_error_addr		310	R/W	'd0	-	



Module::pcie 11	Register::RCPL_TOUT0) Set::1	ATTR::nor_up	Type::SR	ADDR::0x9804_EC84
Name		Bits	R/W	Default		Comments
to_error_addr 310		310	R/W	'd0	-	

Module::pcie Re	Register::RCPL_TOUT1		Set::1	ATTR::nor_up	Type::SR	ADDR::0x9804_EC88
Name		Bits	R/W	Default		Comments
timeout_num	3	31:29	R/W	'd0	-	
timeout_tc	2	28:26	R/W	'd0	-	
timeout_attr	2	25:24	R/W	'd0	-	
timeout_len	2	23:12	R/W	'd0	-	
Rvd		11:8	R/W	'd0	-	
timeout_tag		70	R/W	'd0	=	

Module::pcie	Register::RTGT_ST		Set::1	ATTR::nor_up	Type::SR ADDR::0x9804_EC8C
Nan	ne	Bits	R/W	Default	Comments
Rvd		315	-	-	-
rcpl_compl_st		4	R/W	'd0	Write 1 to clear
tlp_abort_st		3	R/W	'd0	Write 1 to clear
dllp_abort_st		2	R/W	'd0	Write 1 to clear
ecrc_error_st		1	R/W	'd0	Write 1 to clear
rcpl_timeout_s	t	0	R/W	,q0	Write 1 to clear

Module::pcie I	Register::RT	GT_ADR	Set::1	ATTR::nor_up	Type::SR	ADDR::0x9804_EC90
Name	;	Bits	R/W	Default	Comments	
nor_error_addr		310	R/W	'd0	-	

Module::pcie	Register	r::RTGT_TOUTO	Set::1	ATTR::nor_up	Type::SR	ADDR::0x9804_EC94
11						
Nan	ne	Bits	R/W	Default		Comments
to_error_addr		310	R/W	'd0	-	

Module::pcie Registe	Register::RTGT_TOUT1		ATTR::nor_up	Type::SR	ADDR::0x9804_EC98
Name	Bits	R/W	Default		Comments
timeout_num	31:29	R/W	'd0	-	
timeout_tc	28:26	R/W	'd0	-	
timeout_attr	25:24	R/W	'd0	-	
timeout_len	23:12	R/W	'd0	-	
Rvd	11:8	R/W	'd0	-	
timeout_tag	70	R/W	'd0	-	

Module::pcie 11	Register::Al	ERRO_ST	Set::1	ATTR::nor_up	Type::SR	ADDR::0x9804_EC9C
Name		Bits	R/W	Default		Comments



Rvd	311	-	-	-
cfg_sys_err_rc	0	R/W	'b0	Write 1 to clear

Module::pcie 11	Register::Al	Register::AEMSI_ST		ATTR::nor_up	Type::SR	ADDR::0x9804_ECA0	
Nam	Name Bits		R/W	Default	Comments		
Rvd		316		-	-		
cfg_aer_int_ms	cfg_aer_int_msg_num 51		R/W	'b0	-		
	efg_aer_rc_err_msi 0		R/W	'b0	Write 1 to	clear	

Module::pcie 11	Register::PN	ME_ST	Set::1	ATTR::nor_up	Type::SR ADDR::0x9804_ECA4	
Nam	ne	Bits	R/W	Default	Comments	
Rvd	Rvd 311		-	-	-	
radm_pm_to_ac	k	0	R/W	'b0	Write 1 to	clear

Module::pcie 11	Register::PM	Register::PMMSI_ST		ATTR::nor_up	Type::SR	ADDR::0x9804_ECA8	
Nan	me Bits		R/W	Default	Comments		
Rvd	316		-	-	-	•	
cfg_cap_int_msg_num 51		51	R/W	'b0	-		
cfg_pme_msi	0		R/W	'b0	Write 1 to	clear	

Register::VEN_MSG0		Set:	Set::1 ATTR::nor_up		Type::SR	ADDR::0x9804_ECAC	
Name Bits		R	/W	Default		Comments	
id	3116	R	W	'b0	-	-	
Rvd 151				-			
nsg	0	R	W	'b0	Write 1 to	clear	
	e _id	e Bits id 3116	e Bits R id 3116 R 151	e Bits R/W id 3116 R/W 151 -	id 3116 R/W 'b0 151	e Bits R/W Default id 3116 R/W 'b0 - 151	

Module::pcie Register	::VEN_MSG1	Set::1	ATTR::nor_up	Type::SR	ADDR::0x9804_ECB0
Name	Bits	R/W	Default		Comments
radm_msg_payload	310	R/W	'b0	-	

Module::pcie 11	Register::MAC_ST		Set::1	ATTR::nor	Type::SR	ADDR::0x9804_ECB4
Nam	ne	Bits	R/W	Default		Comments
Rvd		3117	-	-	-	
clk_rdy		16	R	'b0	set when I	PCIE PHY pipe clk is
					stable	
rdlh_link_up		15	R	'b0		
pm_xtlh_block	_tlp	14	R	'b0		
cfg_bus_master	_en	13	R	'b0		
cfg_pm_no_sof	t_rst	12	R	'b0	-	
xmlh_link_up		11	R	'b0	-	
link_req_rst_no	ot	10	R	'b0	-	
xmlh_ltssm_sta	ite	94	R	'b0	-	



pm_curnt_state	31	R	'b0	-
clk_req_n	0	R	'b0	-

Module::pcie 11	Register::UNLOCK_MSG			Set::1	ATTR::ctrl	Type::SR	ADDR::0x9804_ECB8
Nar	me Bits I		R	./W	Default		Comments
Rvd		311		-	-	-	
unlock_msg_trigger 0		R	R/W 'b0		Write 1 to trigger pulse and back to		
						0	

Module::pcie 11	Register::SC	Register::SCTCH		ATTR::ctrl	Type::SR	ADDR::0x9804_ECBC
Nam	ne	Bits	R/W	Default		Comments
reg1	eg1 3116 F		R/W	'hffff	Dummy re	egister with value 1
		R/W	'd0	Dummy re	egister with value 0	

Module::pcie 11	Register::LOOP_DATA		Set::4	ATTR::nor_up	Type::SR	ADDR::0x9804_ECC0
Nam	ne	Bits	R/W	Default		Comments
rw_data		310	R/W	'd0	-	

Module::pcie 11	Register::M	SI_TRAN		Set::1	ATTR::ct	rl	Type::SR	ADDR::0x9804_ECD 0	
Nan	Name Bits R		R/V	W	Default		Comments		
msi_check_add	r	312	R/V	W	'd0		-		
Rvd		10	ı		-		-		

Module::pcie 11	Register::MSI_DATA		Set::1	ATTR::nor_up	Type::SR ADDR::0x9804_ECD 4
Nam	ie	Bits	R/W	Default	Comments
Rvd		3117	-	-	-
msi_data_st 16		16	R/W	'b0	Write 1 to clear
msi_data		150	R/W	'd0	-

Module::pcie Register::T	MP_REG	Set::4	ATTR::ctrl	Type::SR	ADDR::0x9804_ECD8
Name	Bits	R/W	Default		Comments
test_reg	310	R/W	'd0	Dummy tes	st register

Module::pcie 11	Register::LI	NK_ST	Set::1	ATTR::nor_up	Type::SR	ADDR::0x9804_ECE8
Nan	ne	Bits	R/W	Default		Comments
Rvd		311	-	-		
link_up_st		0	R/W	'b0	Hot-plug li	nk up status

Module::pcie	Register::bist_ctrl		Set::1	ATTR::ctrl	Type::SR ADDR::0x9804_ECEC	
11						
Nan	ne	Bits	R/W	Default	Comments	
bist4_rm		3128	R/W	'h0	control group 4 rm value (all set are	
					clk_sys domain)	
bist4_rme		27	R/W	'b0	control group 4 rme	
bist3_rm		2623	R/W	'h0	control group 3 rm value	
bist3_rme		22	R/W	'b0	control group 3 rme	
bist2_rm		2118	R/W	'h0	control group 2 rm value	



bist2_rme	17	R/W	'b0	control group 2 rme
bist1_rm	1613	R/W	'h0	control group 1 rm value
bist1_rme	12	R/W	'b0	control group 1 rme
bist4_drf_test_resume	11	R/W	'b0	control group4 sram test resume
drf_bist4_mode_en	10	R/W	'b0	enable group4 sram drf bist mode
bist4_mode_en	9	R/W	'b0	enable group4 sram bist mode
bist3_drf_test_resume	8	R/W	'b0	control group3 sram test resume
drf_bist3_mode_en	7	R/W	'b0	enable group3 sram drf bist mode
bist3_mode_en	6	R/W	'b0	enable group3 sram bist mode
bist2_drf_test_resume	5	R/W	'b0	control group2 sram test resume
drf_bist2_mode_en	4	R/W	'b0	enable group2 sram drf bist mode
bist2_mode_en	3	R/W	'b0	enable group2 sram bist mode
bist1_drf_test_resume	2	R/W	'b0	control group1 sram test resume
drf_bist1_mode_en	1	R/W	'b0	enable group1 sram drf bist mode
bist1_mode_en	0	R/W	'b0	enable group1 sram bist mode

Module::pcie Register::bis	t_status	Set::1	ATTR::nor	Type::SR ADDR::0x9804_ECF0	
Name	Bits	R/W	Default	Comments	
Rvd	3124	-	-		
bist4_drf_start_pause	23	R	'b0	group 4 status	
drf_bist4_done	22	R	'b0	group 4 status	
bist4_done	21	R	'b0	group 4 status	
bist3_drf_start_pause	20	R	'b0	group 3 status	
drf_bist3_done	19	R	'b0	group 3 status	
bist3_done	18	R	'b0	group 3 status	
drf_bist3_fail_1	17	R	'b0	group 3 fail status	
bist3_fail_1	16	R	'b0	group 3 fail status	
drf_bist3_fail_0	15	R	'b0	group 3 fail status	
bist3_fail_0	14	R	b 0	group 3 fail status	
bist2_drf_start_pause	13	R	'b0	group 2 status	
drf_bist2_done	12	R	'b0	group 2 status	
bist2_done	11	R	'b0	group 2 status	
drf_bist2_fail_1	10	R	'b0	group 2 fail status	
bist2_fail_1	9	R	'b0	group 2 fail status	
drf_bist2_fail_0	8	R	'b0	group 2 fail status	
bist2_fail_0	7	R	'b0	group 2 fail status	
bist1_drf_start_pause	6	R	'b0	group 1 status	
drf_bist1_done	5	R	'b0	group 1 status	
bist1_done	4	R	'b0	group 1 status	
drf_bist4_fail_0	3	R	'b0	group 1 fail status	
bist4_fail_0	2	R	'b0	group 1 fail status	
drf_bist1_fail_0	1	R	'b0	group 1 fail status	
bist1_fail_0	0	R	'b0	group 1 fail status	

Module::pcie	Register::sram_pwrdn		Set::1	ATTR::ctrl	Type::SR	ADDR::0x9804_ECF4	
11							
Nan	Name Bits		R/	R/W Default		Comments	
Rvd		3121	-		-		
iso_pa2pcie		20	R/V	W	'b0	phy iso power control	
						1 : turn on isolation cell	
						0: turn off isolation cell	
pa33pc_en		19	R/	W	'b1 3.3 V phy hv power		nv power control
						1:3.3V po	wer enable



				0:3.3V power disable
pa12pc_en	18	R/W	ʻb1	1.2V phy lv power control
				1: 1.2V power enable
				0: 1.2V power disable
mac_phy_snooz	17	R/W	'b0	control pcie phy L1 fuction
mac_phy_off	16	R/W	'b0	control pcie phy L1 fuction
Rvd	156	-	-	
sram_ls5	5	R/W	'b0	Disable sram light sleep function
sram_ls4	4	R/W	'b0	Disable sram light sleep function
sram_ls3	3	R/W	'b0	control sram light sleep
sram_ls2	2	R/W	'b0	control sram light sleep
sram_ls1	1	R/W	'b0	control sram light sleep
sram_ls0	0	R/W	'b0	control sram light sleep

Module::pcie 11	Register::VI	EN_MSG2	Set::1	ATTR::nor_up	Type::SR	ADDR::0x9804_ECF8
Nam	ie	Bits	R/W	Default		Comments
radm_msg_payl	load_hbyte	310	R/W	'b0	-	

Module::pcie 11	Register::pci_base	e Set::1	ATTR::ctrl	Type::SR	ADDR::0x9804_ECFC
Name	bits	Read/Write	Reset State		Comments
addr	310	R/W	'b0		address for compare SB2 CIE R-bus address used.

Module::pcie	Register::pci_mas	sk Set::1	ATTR::ctrl	Type::SR	ADDR::0x9804_ED00
11					
Name	bits	Read/Write	Reset State		Comments
addr	310	R/W	, p0		mask bit for mask SB2 CIE R-bus address used.

Module::pcie 11	Register::pci_tran	s Set::1	ATTR::ctrl	Type::SR	ADDR::0x9804_ED04
Name	bits	Read/Write	Reset State		Comments
addr	310	R/W	'b0		translate address for SB2 CIE R-bus address used.

Module::pcie Ro	Module::pcie Register::pci_ltr 11				Type::SR	Type::SR ADDR::0x9804_ED0		
Name	bits Read/V		Read/Write	Reset State		Comments		
app_ltr_lat		310	R	'b0	Late	ncy	Tolerance	
ency					Reporting	Reporting(LTR)		
					informat	ion		



1.1.2 PCIE 2.0 DVR register

Module::pcie20	Register::SYS_CTR	Set::1	ATTR::ctrl	Туре	::SR ADDR::0x9803_BC00
Name	Bits	R/W	Default		Comments
Rvd	3123	-	-		-
clk_reqkeep	22	R/W	'b0		1: stop request pipe clk from PCIE
					PHY
					0: request pipe clk from PCIE PHY
					this register is clk_sys domain to
.11.	21	D/M	'b0		avoid dead lock
clk_req_mux	21	R/W	bU		switch PCIE PHY clk_req_n control
					from Mac to regif. When set, clk_req_n of PHY control by
					clk_reqkeep, otherwise by PCIE Mac
					this register is clk_sys domain to
					avoid dead lock
tran en	20	R/W	'b0		enable pcie translation address
mm_io_type	19	R/W	b0		PCIE address trans enable in MM
mm_ro_type	1)	10/ 11			mode or IO mode
					1 : MM mode
					0: IO mode
phy_mdio_oe	18	R/W	'b0		PCIe MDIO output polarity (FPGA)
phy_mdio_rstN	17	R/W	'b0		PCIe PHY register reset (FPGA)
app_init_rst	16	R/W	'b0		One Pulse trigger
Rvd	15:12	-	-		-
dis_ck_gate	11	R/W	'b0		Disable clock gating
dis_rw_flow	10	R/W	'b0		Disable dbus W/R flow control
loopback_en	9	R/W	'b0		Enable loopback
dir_req_info_en	8	R/W	'b0		Enable to use field 1801_EC18
Rvd	76	-	-		-
indir_cfg_en	5	R/W	'b0		Enable cfg command using indirect
dir_cfg_en	4	R/W	'b0		Enable cfg command using direct
rcv_addr0_en	3	R/W	'b0		Receiver address translation enable
rcv_addr1_en	2	R/W	'b0		Receiver address translation enable
app_ltssm_en	1	R/W	'b0		Application ready enable to initial
					raining
rcv_trans_en	0	R/W	'b0		Receiver translation mechanism
					enable

Module::pcie20	Register::INT_CTR	Set::1	ATTR::ctrl	Type	::SR	ADDR::0x9803_BC04
Name	Bits	R/W	Default		Comments	
Rvd	3114	-	-		-	
link_up_intp_en	13	R/W	'b0		-	
pcie_legacy_msi_en	12	R/W	'b0		-	
pme_msi_intp_en	11	R/W	'b0		-	



aer_rc_err_msi_intp_en	10	R/W	'b0	-
cfg_sys_err_rc_intp_en	9	R/W	'b0	-
pm_to_ack_intp_en	8	R/W	'b0	-
vendor_msg_intp_en	7	R/W	'b0	-
rtgt_error_intp_en	6	R/W	'b0	-
rtgt_timeout_intp_en	5	R/W	'b0	-
rcpl_error_intp_en	4	R/W	'b0	-
rcpl_timeout_intp_en	3	R/W	'b0	-
dir_error_intp_en	2	R/W	'b0	-
indir_cfg_intp_en	1	R/W	'b0	-
indir_mio_intp_en	0	R/W	'b0	-

Module::pcie20 Register::0	GNR_INT	Set::1	ATTR::nor	Type::SR ADDR::0x9803_BC08		
Name	Bits	R/W	Default	Comments		
Rvd	3116	-	=	-		
link_up_int	15	R	'b0	-		
pcie_legacy_msi_int	14	R	'b0	-		
pm_to_ack_int	13	R	'b0	-		
cfg_sys_err_rc_int	12	R	'b0	-		
pcie_legacy_int	11	R	'b0	Disable through cfg_reg		
cfg_radm_vendor_msg_int	10	R	'b0	-		
cfg_pme_msi	9	R	'b0	-		
cfg_pme_int	8	R	'b0	-		
cfg_aer_rc_err_msi	7	R	'b0			
cfg_aer_rc_err_int	6	R	'b0			
intp_rtgt	5	R	, p0	Slave receiver interrupt		
intp_rcpl	4	R	,p0	Master receiver interrupt		
intp_dir_cfg	3	R	'b0	Direct CFG interrupt status		
intp_dir_mio	2	R	'ь0	Direct MIO interrupt status		
intp_cfg	11	R	'b0	Indirect CFG interrupt status		
intp_mio	0	R	'b0	Indirect MIO interrupt status		

Module::pcie20	Register::	ister::PCIE_INT		ATTR::nor	Type::SR	ADDR::0x9803_BC0C		
Name Bits		R/W	Default		Comments			
Rvd		314	-	-	-			
intp_intd		3	R	'b0	Interrupt I	Interrupt D status register		
intp_intc		2	R	'b0	Interrupt (C status register		
intp_intb		1	R	'b0	Interrupt I	Interrupt B status register		
intp_inta		0	R	'b0	Interrupt A status register			

Module::pcie20	Register::1	DBI_CTR		Set::	1 ATTR::ctrl	Type::SR	ADDR::0x9803_BC10		
Name		Bits	R/W		Default		Comments		
Rvd		3110	-	-	-	-			
dbi_io_access		9	R/	W	'b0	DBI access is an I/O access			
dbi_rom_access		8	R/	W	'b0	DBI access	DBI access ROM expansion		
dbi_bar_num		75	R/	W	'b0	BAR numb	er of current DBI		
dbi_func_num		42	R/	W	'b0	Function number of current DBI			
dbi_cs2_access		1	R/W 'b0		'b0	1'b1: read/write CDM mask register			
dbi_cmd_access		0	R/	W	'b0	1'b1: ELBI bus, 1'b0: CMD			



Module::pcie20	Register::	INDIR_CT	Set:	:1	ATTR::ctrl	Type::SR	ADDR::0x9803_BC14	
Name		Bits	R/W			Default		Comments
Rvd		3114	-			-		
req_info_align		13	R/	W	'b0 Indirect auto alignament enable			o alignament enable
req_info_attr		1211	R/	W	'b0 -			
req_info_ep		10	R/	W		'b0) -	
req_info_tc		97	R/	R/W 'b0		-		
req_info_type		62	R/	W 'b0		-		
req_info_fmt		10	R/	R/W 'b0		-		

Module::pcie20	Register::	DIR_CTR	Set::1		1	ATTR::ctrl	Type::SR	ADDR::0x9803_BC18	
Name		Bits	R/W		Default			Comments	
Rvd		3114	-			-			
req_info_align		13	R/	R/W 'b0			direct auto alignament enable		
req_info_attr		1211	R/	R/W 'b0		-			
req_info_ep		10	R/	R/W 'b0		-			
req_info_tc		97	R/	R/W 'b0		-			
req_info_type		62	R/	W		'b0	-		
req_info_fmt		10	R/	W		'b0	-		

Module::pcie20	Register::N	MDIO_CTF	R S	et::1	ATTR::c	trl	Type::SR	ADDR::0x9803_BC1C	
Name		Bits	R/W	R/W Default		Comments			
data		3116	R/W 'h0			Write data or read data.			
phy_addr		1513	R/W		'd0		MDIO PHY	addressing value.	
phy_reg_addr		128	R/W		'd0		MDIO Regi	ster addressing value	
mdio_busy		7	R/W		'd0		-		
mdio_st		65	R/W		'd0		MDIO host controller state Monitor		
mdio_rdy		4	R/W		'd0 MDIO Pre-amble signal Monitor		amble signal Monitor		
mclk_rate		32	R/W		'd0		MDIO clock rate selection:		
							2'b00: clk_		
							2'b01: clk_	sys/16	
							2'b10: clk_	sys/8	
							2'b11: clk_sys/4		
mdio_srst		1	R/W 'd0			Assert 1'b1 to do soft reset			
mdio_rdwr		0	R/W		'd0		1'b0: read, 1'b1: write		

Module::pcie20	Regist	er::PCIE_BAS	PCIE_BASE0		ATTR::ctrl	Type::SR	ADDR::0x9803_BC20
Name		Bits	R	/W	Default		Comments
rtrans_base_addr		310	R	/W	'b0	-	

Module::pcie20	Register::1	PCIE_BAS	E1	Set::	1 ATTR::ctrl	Type::SR	ADDR::0x9803_BC24
Name		Bits R/		/W	Default		Comments
rtrans_base_addr		310	R	/W	'b0	-	

Module::pcie20 Re	egister::PCIE_N	PCIE_MASK0		ATTR::ctrl	Type::SR	ADDR::0x9803_BC28
Name	Name Bits		/W	Default Comments		Comments
rtrans_mask	310) R	/W	'd0	Read only, 1	max 256MB for BA



Module::pcie20	Register::	PCIE_MAS	K1	Set::	1 ATTR::ctrl	Type::SR	ADDR::0x9803_BC2 C
Name	<u> </u>	Bits	R/	/W	Default		Comments
rtrans_mask		310	R	/W	'd0	Read only,	max 256MB for BA

Module::pcie20	Register::l	ster::PCIE_TRAN0			1 ATTR::ctrl	Type::SR	ADDR::0x9803_BC30
Name		Bits R/		/W	Default	Comments	
rtrans_addr_in		310	R	/W	'b0	This address replace the address of inbound request header for 31 to 0 bit	

Module::pcie20 Regi	ster::PCIE_TRA	N1 Set::	1 ATTR::ctrl	Type::SR	ADDR::0x9803_BC34
Name	Bits	R/W	Default		Comments
rtrans_addr_in	310	R/W	'b0		s replace the address of quest header for 31 to 0

Module::pcie20	Register::CFG_CT		Set::1	ATTR::nor_up	Type::SR	ADDR::0x9803_BC38	
Name	Name Bits		R/W	Default		Comments	
Rvd		311	-	-	-	•	
go_ct		0	R/W	'b0	Start DM	A transfer, clear after done	

Module::pcie20 Register:	:CFG_EN	Set::1	ATTR::ctrl	Type::SR ADDR::0x9803_BC3C		
Name	Bits	R/W	Default	Comments		
Rvd	3124	R/W	-	-		
bus_num	2316	R/W	'd0	-		
dev_num	1511	R/W	'd0	-		
fun_num	108	R/W	'd0	-		
byte_cnt	74	R/W	'd0	Store byte enable bits		
Rvd	3	_	ı	-		
error_en	2	R/W	'b0	Enable error timeout timer		
byte_en	1	R/W	'b0	Byte enables default signal		
				"0": 1111, enable all		
				"1": Byte_cnt_7to4_0c		
wrrd_en	0	R/W	'b0	"0": read op, "1": write op		

Module::pcie20	Register::	Register::CFG_ST		ATTR::nor_up	Type::SR	ADDR::0x9803_BC40	
Name		Bits	R/W	Default	Comments		
Rvd		312	-	-	-		
error_st		1	R/W	'b0	Write 1 to clear		
done_st		0	R/W	'b0	Write 1 to clear		

Module::pcie20	Register::	Register::CFG_ADDR			ATTR::ctrl	Type::SR	ADDR::0x9803_BC44
Name	Name Bits R/		W	7 Default Comments		Comments	
space_addr		310	R/V	W	'd0-	PCI CFG fo	ormat, spec: 3.2.2.3.2

Module::pcie20 Register::CFG_WDATA Set::1 ATTR::ctrl Type::SR ADDR::0x9803_BC48



Name	Bits	R/W	Default	Comments
space_wdata	310	R/W	'd0	PCI CFG data to be write

Module::pcie20	Register::	CFG_RDA	ТА	Set::1	ATTR::nor_up	Type: :SR	ADDR::0x9803_BC4C
Name	me Bits		I	R/W	Default	Comments	
space_rdata	space_rdata 310 F		R/W	'd0	PCI CFG data read back		

Module::pcie20	Register::MIO_CT		Set::1 ATTR::nor_up		Type::SR	ADDR::0x9803_BC50
Name	Bits		R/W	Default	Comments	
Rvd		311	-	-	-	
go_ct 0		R/W	'b0	Start DMA t	ransfer, clear after done	

Module::pcie20	Register::	MIO_ST	Set::1	ATTR::nor_up	Type::SR	ADDR::0x9803_BC54
Name		Bits	R/W	Default		Comments
Rvd		312	-	-	-	
error_st		1	R/W	'b0	Write 1 to	clear
done_st		0	R/W	'b0	Write 1 to	clear

Module::pcie20 Register::	MIO_EN	Set::1	ATTR::ctrl	Type::SR	ADDR::0x9803_BC58	
Name	Bits	R/W	Default		Comments	
timeout_cnt_value	318	R/W	'd0	Timeout c	ounter expired value	
byte_cnt	7.4	R/W	'd0	Store byte	enable bits	
Rvd	3	-		-		
error_en	2	R/W	'b0	Enable em	or timeout counter	
byte_en	1	R/W	'b0	Byte enab	le default signal	
				"0": 1111,	enable all	
				"1": byte_	"1": byte_cnt_11to8_20	
wrrd_en	0	R/W	'b0	"0": read, "1" write		

Module::pcie20	Register::	MIO_ADDI	R	Set::1	ATTR::ctrl	Type::SR	ADDR::0x9803_BC5C
Name		Bits	R/	W	Default		Comments
pcie_addr		310	R/	W	'd0	PCI M an	d IO address

Module::pcie20	Reg	Register::MIO_WDATA			Set::1	ATTR::ctrl	Type::SR	ADDR::0x9803_BC60
Name			Bits	R/V	V	Default		Comments
pcie_wdata			310	R/V	V	'd0	PCI MM an	d IO data to be write

Module::pcie20	Register::	:MIO_RDATA		Set::1	ATTR::nor_u	p Type: :SR	ADDR::0x9803_BC64
Name	Name		R/W		Default	Comments	
pcie_rdata		310	I	R/W	'd0	PCI MM a	and IO data read back

Module::pcie20	Register::	PHY_CTR	Set::1	ATTR::ctrl	Type::SR	ADDR::0x9803_BC68	
Name		Bits	R/W	Default	Comments		
Rvd		316	-	=	-		
ISOLATE		5	R/W	'b0	CPHY_ISOLATE		
					this registe	er is clk_sys domain to	
					avoid dead lock		
RX50_LINK		4	R/W	'b1	PHY 50ohm power save		



				0 = saved, by can't link training
				1 = off
POW_PCIEX	3	R/W	'b0	Power rstN for pcie phy analog
				0 = reset on
				1 = reset off
REG_PLLDVR	20	R/W	'b0	Enable PLL to give device 100MHz
				clk.
				000 = off, received clock (device)
				001 = on, drive clock (host)

Module::pcie20 Register:	:PWR_CTR	Set::1	ATTR::ctrl	Type::SR ADDR::0x9803_BC6C
Name	Bits	Bits R/W		Comments
Rvd	317	-	-	-
app_pmxmt_turnoff	6	R/W	'b0	-
app_clk_req_n	5	R/W	'b0	-
app_clk_pm_en	4	R/W	'b0	-
sys_aux_pwr_det	3	R/W	'b0	-
app_ready_enter_123	2	R/W	'b0	-
app_req_exit_11	1	R/W	'b0	-
app_req_enter_11	0	R/W	'b0	-

Module::pcie20	Register::	PCIE_DBG Se		ATTR::ctrl	Type::SR	ADDR::0x9803_BC70	
Name		Bits	R/W	Default		Comments	
Rvd		3113	-		-		
dbg_sel1		127	R/W	, p0	Select deb	oug signal sets to be	
					probed via cp_dbg_out1		
dbg_sel0		61	R/W	'b0	Select debug signal sets to be		
					probed via cp_dbg_out0		
dbg_en		0	R/W	'b0	Debug en	able	
					When set,	selected signals can be	
						a debug ports. When clear,	
					both cp_d	bg_out0 and cp_dbg_out1	
					are static	16'h0.	

Module::pcie20	Regi	ster::	DIR_ST	Set::1	ATTR::nor_up	Type::SR	ADDR::0x9803_BC74
Name			Bits	R/W	Default	Comments	
Rvd			312	-	-	-	
cfg_rerror_st		7	1	R/W	'b0	Write 1 to clear	
mio_rerror_st			0	R/W	'b0	Write 1 to	clear

Module::pcie20	Register::	DIR_EN	Set::1	ATTR::ctrl	Type::SR	ADDR::0x9803_BC78	
Name		Bits	R/W	Default	Comments		
timeout_cnt_value	e	318	R/W	'd0	-		
Rvd		71	=	=	-	-	
timeout_en		0	R/W	'b0	Rack to sb2 when read error		

Module::pcie20	Register::	RCPL_ST	Set::1	ATTR::nor_up	Type::SR	ADDR::0x9803_BC7C
Name		Bits	R/W	Default	Comments	
Rvd		318	-	-	-	
rcpl_status		75	R/W	'd0	Complition status	
rcpl_error_st		4	R/W	'd0	Write 1 to clear	



tlp_abort_st	3	R/W	'd0	Write 1 to clear
dllp_abort_st	2	R/W	'd0	Write 1 to clear
ecrc_error_st	1	R/W	'd0	Write 1 to clear
rcpl_timeout_st	0	R/W	'd0	Write 1 to clear

Module::pcie20	Register::	Register::RCPL_ADR		ATTR::nor_up	Type: ADDR::0x9803_BC80 :SR	
Name	Name		R/W	Default		Comments
nor_error_addr		310	R/W	'd0	-	

Module::pcie20	Register::	RCPL_TOUT0		Set::1	ATTR::nor_up	Type ::SR	ADDR::0x9803_BC84
Name		Bits	R/W		Default	Comments	
to_error_addr		310	I	R/W	'd0	-	

Module::pcie20	Register::1	RCPL_TOU	JT1 Set::1	ATTR::nor_up	Type:: ADDR::0x9803_BC88 SR
Name		Bits	R/W	Default	Comments
timeout_num		31:29	R/W	'd0	-
timeout_tc		28:26	R/W	'd0	-
timeout_attr		25:24	R/W	'd0	-
timeout_len		23:12	R/W	'd0	-
Rvd		11:8	R/W	'd0	-
timeout_tag		70	R/W	'd0	-

Module::pcie20	Register::	Register::RTGT_ST		ATTR::nor_up	Type::SR ADDR::0x9803_BC8C		
Name		Bits	R/W	Default	Comments		
Rvd		315		-	-		
rcpl_compl_st		4	R/W	'd0	Write 1 to clear		
tlp_abort_st		3	R/W	'd0	Write 1 to clear		
dllp_abort_st		2	R/W	'd0	Write 1 to clear		
ecrc_error_st		1	R/W	'd0	Write 1 to clear		
rcpl_timeout_st		0	R/W	'd0	Write 1 to clear		

Module::pcie20	Register::RTGT_ADR		Set::1	ATTR::nor_up	Type: ADDR::0x9803_BC90 :SR			
Name			Bits	R/W	Default	Comments		
nor_error_addr			310	R/W	'd0	-		

Module::pcie20	Register::	:RTGT_TOUT0		CGT_TOUT0 Set::1		Type:: SR	ADDR::0x9803_BC94
Name Bits		R/W		Default		Comments	
to_error_addr		310	I	R/W	'd0	-	

Module::pcie20	Register::1	RTGT_TOUT1		egister::RTGT_TOUT1 Set::1 ATTR:		ATTR::nor_up	Type:: SR	ADDR::0x9803_BC98
Name		Bits R/		W	Default	Comments		
timeout_num		31:29	R	R/W 'd0		-		
timeout_tc		28:26	R	W	'd0	-		
timeout_attr		25:24	R	W	'd0	'd0 -		
timeout_len		23:12	R	W	'd0	-		
Rvd		11:8	R	W	'd0	=		



timeout_tag	70	R/W	'd0	-

Module::pcie20	Register::AERRO_ST		Set::1	ATTR::nor_up	Type: :SR	ADDR::0x9803_BC9C	
Name		Bits	R/W	Default	Comments		
Rvd		311	-	-	-		
cfg_sys_err_rc 0		0	R/W	'b0	Write 1	to clear	

Module::pcie20	Register::AEMSI_ST		Set::1	ATTR::nor_up	Type: :SR	ADDR::0x9803_BCA0	
Name		Bits	R/W	Default	Comments		
Rvd		316	-	-	-		
cfg_aer_int_msg_n	um	51	R/W	'b0	-		
cfg_aer_rc_err_msi		0	R/W	'b0	Write 1	to clear	

Module::pcie20	Register::	gister::PME_ST		ATTR::nor_up	Type::SR	ADDR::0x9803_BCA4
Name		Bits	R/W	Default		Comments
Rvd		311	-	-	-	
radm_pm_to_ack		0	R/W	'b0	Write 1 to	clear

Module::pcie20	Register::P	Register::PMMSI_ST		AT	ΓR::no	r_up	Type: :SR	ADDR::0x9803_BCA8
Name		Bits	R/W		Defau	.lt		Comments
Rvd		316	_		-		-	
cfg_cap_int_msg_num 51		51	R/W		'b0		-	
cfg_pme_msi		0	R/W		'b0		Write 1	to clear

Module::pcie20	Registe	er::VE	N_MSG0	Set::1	ATTR::nor_up	Type: :SR	ADDR::0x9803_BCAC	
Name			Bits	R/W	Default		Comments	
radm_msg_req_id			3116	R/W	'b0	=		
Rvd	1		151	-	-	-		
radm_vendor_ms	3		0	R/W	'b0	Write 1 to clear		

Module::pcie20	Register::	VEN_MSG	1 Set::1	ATTR::nor_up	Type: :SR	ADDR::0x9803_BCB0
Name		Bits	R/W	Default		Comments
radm_msg_payloa	ad	310	R/W	'b0	-	

Module::pcie20 Register::	MAC_ST	Set::1	ATTR::nor	Type::SR ADDR::0x9803_BCB4
Name	Bits	R/W	Default	Comments
Rvd	3117	-	-	-
clk_rdy	16	R	'b0	set when PCIE PHY pipe clk is
				stable
rdlh_link_up	15	R	'b0	
pm_xtlh_block_tlp	14	R	'b0	
cfg_bus_master_en	13	R	'b0	



cfg_pm_no_soft_rst	12	R	'b0	-
xmlh_link_up	11	R	'b0	-
link_req_rst_not	10	R	'b0	-
xmlh_ltssm_state	94	R	'b0	-
pm_curnt_state	31	R	'b0	-
clk_req_n	0	R	'b0	-

Module::pcie20	Register::	r::UNLOCK_MSG		Set::1	ATTR::ctrl	Type: :SR	ADDR::0x9803_BCB8
Name		Bits	R/W	V	Default	Comments	
Rvd		311	-		=	-	
unlock_msg_trigger		0	R/W		'b0	Write 1 to trigger pulse and back to 0	

Module::pcie20	Register::	SCTCH	Set::1	ATTR::ctrl	Type::SR	ADDR::0x9803_BCBC	
Name	Name Bits		R/W	Default	Comments		
reg1		3116	R/W	'hffff	Dummy re	egister with value 1	
reg0		150	R/W	'd0	Dummy re	egister with value 0	

Module::pcie20				Set::4	ATTR::nor_up	Type: :SR	ADDR::0x9803_BCC0
Name	Name		R/W		Default	Comments	
rw_data		310	I	R/W	'd0	-	

Module::pcie20	Register::MSI_TRAN		Set::1	ATTR::ctrl	Type::SR	ADDR::0x9803_BCD0
Name		Bits	R/W	Default		Comments
msi_check_addr		312	R/W	,q0	-	
Rvd		10	-	-	-	

Module::pcie20	Register::MSI_DATA		Set::1	ATTR::nor_up	Type:	ADDR::0x9803_BCD4	
					:SR		
Name		Bits	R/W	Default	Comments		
Rvd		3117		-	-		
msi_data_st		16	R/W	'b0	Write 1 to clear		
msi_data		150	R/W	'd0	-		

Module::pcie2	ale::pcie20 Register::TMP_REG				Set::4	ATTR::ctrl	Type::SR ADDR::0x9803_BCD8		
Nai	Name Bits R		/W	Default	Comments				
test_reg	4			310	R	/W	'd0	Dummy tes	st register

Module::pcie20	Register::LINK_ST		Set::1	ATTR::nor_up	Type:	ADDR::0x9803_BCE8
					:SR	
Name		Bits	R/W	Default	Comments	
Rvd		311	-	-		
link_up_st		0	R/W	'b0	Hot-plug link up status	

Module::pcie20	Register::	bist_ctrl	Set::1	ATTR::ctrl	Type::SR ADDR::0x9803_BCEC		
Name		Bits	R/W	Default	Comments		
bist4_rm		3128	R/W	'h0	control group 4 rm value (all set are		
					clk_sys domain)		
bist4_rme		27	R/W	'b0	control group 4 rme		
bist3_rm		2623	R/W	'h0	control gro	up 3 rm value	
bist3_rme		22	R/W	'b0	control group 3 rme		
bist2_rm		2118	R/W	'h0	control group 2 rm value		



bist2 rme	17	R/W	'b0	control group 2 rme	
bist1_rm	1613	R/W	'h0	control group 1 rm value	
bist1_rme	12	R/W	'b0	control group 1 rme	
bist4_drf_test_resume	11	R/W	'b0	control group4 sram test resume	
drf_bist4_mode_en	10	R/W	'b0	enable group4 sram drf bist mode	
bist4_mode_en	9	R/W	'b0	enable group4 sram bist mode	
bist3_drf_test_resume	8	R/W	'b0	control group3 sram test resume	
drf_bist3_mode_en	7	R/W	'b0	enable group3 sram drf bist mode	
bist3_mode_en	6	R/W	'b0	enable group3 sram bist mode	
bist2_drf_test_resume	5	R/W	'b0	control group2 sram test resume	
drf_bist2_mode_en	4	R/W	'b0	enable group2 sram drf bist mode	
bist2_mode_en	3	R/W	'b0	enable group2 sram bist mode	
bist1_drf_test_resume	2	R/W	'b0	control group1 sram test resume	
drf_bist1_mode_en	1	R/W	'b0	enable group1 sram drf bist mode	
bist1_mode_en	0	R/W	'b0	enable group1 sram bist mode	

Module::pcie20 Regist	er::bist_status	Set::1	ATTR::nor	Type::SR ADDR::0x9803_BCF0		
Name	Bits	R/W	Default	Comments		
Rvd	3124	-	-			
bist4_drf_start_pause	23	R	'b0	group 4 status		
drf_bist4_done	22	R	'b0	group 4 status		
bist4_done	21	R	'b0	group 4 status		
bist3_drf_start_pause	20	R	'b0	group 3 status		
drf_bist3_done	19	R	'b0	group 3 status		
bist3_done	18	R	'b0	group 3 status		
drf_bist3_fail_1	17	R	'b0	group 3 fail status		
bist3_fail_1	16	R	'b0	group 3 fail status		
drf_bist3_fail_0	15	R	'b0	group 3 fail status		
bist3_fail_0	14	R	'b0	group 3 fail status		
bist2_drf_start_pause	13	R	,p0	group 2 status		
drf_bist2_done	12	R	'b0	group 2 status		
bist2_done	11	R	'b0	group 2 status		
drf_bist2_fail_1	10	R	'b0	group 2 fail status		
bist2_fail_1	9	R	'b0	group 2 fail status		
drf_bist2_fail_0	8	R	'b0	group 2 fail status		
bist2_fail_0	7	R	'b0	group 2 fail status		
bist1_drf_start_pause	6	R	'b0	group 1 status		
drf_bist1_done	5	R	'b0	group 1 status		
bist1_done	4	R	'b0	group 1 status		
drf_bist4_fail_0	3	R	'b0	group 1 fail status		
bist4_fail_0	2	R	'b0	group 1 fail status		
drf_bist1_fail_0	1	R	'b0	group 1 fail status		
bist1_fail_0	0	R	'b0	group 1 fail status		

Module::pcie20	Register::	sram_pwrdr	1	Set::	1 ATTR::ctrl	Type::SR ADDR::0x9803_BCF4	
Name		Bits	R	/W	Default		Comments
Rvd		3121		-	=		
iso_pa2pcie		20	R	/W	'b0	phy iso pov	wer control
						1: turn on	isolation cell
						0: turn off	isolation cell
pa33pc_en		19	R	/W	'b1	3.3 V phy h	nv power control
						1:3.3V power enable	
						0:3.3V power disable	
pa12pc_en		18	R	/W	'b1	1.2V phy ly	v power control



				1: 1.2V power enable	
				0: 1.2V power disable	
mac_phy_snooz	17	R/W	'b0	control pcie phy L1 fuction	
mac_phy_off	16	R/W	'b0	control pcie phy L1 fuction	
Rvd	156	-	-		
sram_ls5	5	R/W	'b0	Disable sram light sleep function	
sram_ls4	4	R/W	'b0	Disable sram light sleep function	
sram_ls3	3	R/W	'b0	control sram light sleep	
sram_ls2	2	R/W	'b0	control sram light sleep	
sram_ls1	1	R/W	'b0	control sram light sleep	
sram_ls0	0	R/W	'b0	control sram light sleep	

Module::pcie20	Register::	VEN_MSG	2 Set::1	ATTR::nor_up	Type: :SR	ADDR::0x9803_BCF8
Name		Bits	R/W	Default		Comments
radm_msg_payloa	ad_hbyte	310	R/W	'b0	-	

Module::pcie20	Register::pci_base		Register::pci_base		Register::pci_base Set::1		Type::SR	ADDR::0x9803_BCFC
Name	bits	Read/	Write	Reset State		Comments		
addr	310	R/	W	'b0		address for compare SB2 PCIE R-bus address used.		

Module::pcie20	Register::pci_mask		Register::pci_mask Set::1 ATTR::ctrl			Type::SR ADDR::0x9803_BI		
Name	bits	Read/	Write	Reset Stat	e		Comments	
addr	310	R/	W	'b0			mask bit for mask SB CIE R-bus address used.	2

Module::pcie20	Register::pci_trans		Set::1	AT	TR::ctrl	Type::SR	ADDR::0x9803_BD04		
Name	bits	Read/V	Vrite	Re	eset State		Comments		
addr	310	R/V	V		,p0	-	translate address for SB2 CIE R-bus address used.		

Module::pcie20	Register::pci_l	tr	Set::1	ATTR:: nor	Type::SR	ADDR::0x9	803_BD08	
Name	bits		Read/Write	Reset State		Comments		
app_ltr_lat ency	310		R	'b0	Late Reporting informati	g(LTR)	Tolerance message	

1.2 PCIE (type 1) Configuration Space Description

31	16	15	0			
Devid	ce ID	Vend	or ID	00h		
Sta	tus	Command				
	Class Code		Revision ID	08h		
BIST	Header Type	Latency Timer	Cacheline Size	0Ch		
	Base Address	s Register #1		10h		
	Base Address	s Register #2		14h		
Secondary Latency	Subordinate Bus	Secondary Bus	Primary Bus	18h		
Timer	Number	Number	Number			



Secondary Status	I/O Limit	I/O Base	1Ch	
Memory Limit	Memor	ry Base	20h	
Prefetchable Memory Limit	Prefetchable 1	24h		
Prefetchable Bas	Prefetchable Base Upper 32 Bits			
Prefetchable Limit 32 Upper Bits				
I/O Limit Upper 32 Bits	I/O Base U	oper 32 Bits	30h	
Reserved		Capabilities Pointer	34h	
Expansion ROM Base Address				
Bridge Control	Interrupt Pin	Interrupt Line	3Ch	

 Table 4: PCI Configuration Space Table

Address	Name	Description	Value	7	R/W
00h-01h	Vendor ID	Manufacture of the Device			Read-only
02h-03h	Device ID	Particular Device ID			Read-only
08h	Revision ID	Vendor defined extension on the Device ID	0x0		Read-only
09h-0Bh	Class Code	Identify the generic function of the device			Read-only
0Eh	Header Type	Identify the layout of second part of predefine	0x0		Read-only
		header			
0Fh	BIST	Used for control and status of BIST			Read-only

-The command register (04h): The command register is a 16-bit register used to provide coarse control over a device's ability to generate and respond to PCI cycles.

Bit#	Name	Description	Implemented
0	I/O Space	"0": Disable the device response to I/O commands	Yes
		"1": Device responds to I/O spaces accessed	
		State after Reset# is "0".	
1	Memory Space	"0": Disable the device response to memory access	Yes
		"1": Device responds to Memory accessed	
		State after Reset# is "0"	
2	Bus Master	"0": Disable the device from generating PCI accesses	Yes
		"1": Device behaves as Master	
		State after Reset# is "0"	
3	Special Cycle	"0": Ignore all special cycle operations	No
		"1": allow the device to monitor special cycles	
		State after Reset# is "0"	
4	Memory Write and	"0": Memory write is used	Yes
	Invalidate Enable	"1": Device can generate MWIV command	
		State after Reset# is "0" and used for master device	
5	VGA Palette Snoop	"0": Palette snooping is disable	No
		"1": Palette snooping is enable	
		State after Reset# is "0"	
6	Parity Error Response	"0": Palette	Yes
		"1":	
		After Reset# is "0"	
7	Reserved	Hardwire to "0"	No
8	SERR# Enable	"0": disable SERR# driver	Yes
		"1": enable SERR# driver	
		After Reset# is "0"	
9	Fast Back-to-Back	"0": master can't do fast back-to-back	Yes



	Enable	"1": master support fast back-to-back	
		After Reset# is "0"	
10	Interrupt Disable	"0":	Yes
		"1":	
		After Reset# is "0"	
11-15	Reserved	This bit is reserved	No

-The status register (06h): The status register is a 16-bit register used to record status information for PCI bus related events. Reads to this register behave normally. Writes are slightly different in that bits can be reset, but not set.

Bit#	Name	Description	Implemented	R/W
0-2	Reserved	This bit is reserved	No	Reserved
3	Interrupt Status		Yes	Read-only
4	Capabilities List	Device implements the new capabilities linked list at offset 34h. "0": implemented, "1" no implemented	Yes	Read-only
5	66 MHz capable	Indicate if the device is capable of running at 66MHz. "0": no capable, "1": yes, capable	No	Read-only
6	Reserved	This bit is reserved	No	Read-only
7	Fast Back-to-Back Capable	If the target accept back-to-back transaction from not the sane agent. "0": no support, "1": yes, support	No	Read-only
8	Master Data Parity Error	 The master implements this bit. It is set when 3 conditions are met. 1) The bus agent asserted PERR# 2) The agent setting the bit acted as the bus master for the operation in which the error occurred. 3) The parity Error Response bit is set 	Yes	Read/Write
9-10	DEVSEL Timing	Encode the timing of DEVSEL. "00": fast, by default "10": medium "10": slow	Yes	Read-only
11	Signal Target Abort	Signal is enable when the target terminate with signal abort "0": no target-abort, "1": yes, target-abort	Yes	Read/Write
12	Received Slave Abort	This bit must set by the master devise whenever it terminates a transaction with target-abort. "0": no terminate by target, "1": terminate by target	Yes	Read/Write
13	Received Master Abort	Set the bit when the transaction is terminated with master abort. "0": no master-abort, "1": yes, master-abort	Yes	Read/Write
14	Signaled System Error	Set the bit when the device assert SERR# "0": no SERR# assert, "1": yes, SERR# assert	Yes	Read/Write
15	Detected Parity Error	Set the bit when detects a parity error "0": no parity error, "1": parity error	Yes	Read/Write



Read/Write
Read/Write
Read/Write
Read/Write
Read-only
Read/Write
F





2 PCIE Design SPEC

2.1 PCIE1.1

SRAM list

SRAM name	Process	Type	Size
PCIE_SFDKV1024X34X1M4F140	TSMC28	Single port	1024x34 bits
PCIE_TF1CKKV64X104X1M2F140	TSMC28	Two port 1Clk	64x104 bits
PCIE_TF1CKKV256X38X1M2F140	TSMC28	Two port 1Clk	256 x 38 bits
PCIE_TFDG2KV72X64X1M1F330	TSMC28	Two port	72 x 64 bits
PCIE_TFDG2KV72X64X1M1F330	TSMC28	Two port	72 x 64 bits
PCIE_TFDG2KV72X64X1M1F330	TSMC28	Two port	72 x 64 bits
PCIE_TF1CKKV256X10X1M4F140	TSMC28	Two port 1Clk	256 x 10 bits

• Clock and timing spec

Limits	System clock frequency (clk_sys) pipe clk	
Upper bound	syn: 257 MHz / real: 243 MHz	syn: 138.8 MHz / real: 125 MHz
Lower bound	No constraint	No constraint

Reset spec

Reset signal	Description
crt_pcie_rstn	Asynchronous reset.
crt_pcie_phy_rstn	Asynchronous reset.
crt_pcie_phy_mdio_rstn	Asynchronous reset.
crt_pcie_stitch_rstn	Asynchronous reset.
crt_pcie_nonstitch_rstn	Asynchronous reset.
crt_pcie_power_rstn	Asynchronous reset.
crt_pcie_core_rstn	Asynchronous reset.

Module area

Туре	Size
Logic area	47524.693736 um ²
SRAM area	28994.539672 um ²

ATPG coverage

ATPG type	Coverage	
Test coverage	98.45 %	
Fault coverage	97.95 %	



Power info:SSG0P9VN40C

Type	Power	
Leakage power	1.4151 mW	
Switching power	113.8672 mW	

Clock gated rate

Type	Rate
Clock gated rate	83.68%





2.2 PCIE2.0

• SRAM list

SRAM name	Process	Type	Size
PCIE_SFDKV1024X34X1M4F140	TSMC28	Single port	1024x34 bits
PCIE_TF1CKKV64X104X1M2F140	TSMC28	Two port 1Clk	64x104 bits
PCIE_TF1CKKV256X38X1M2F140	TSMC28	Two port 1Clk	256 x 38 bits
PCIE_TFDG2KV72X64X1M1F330	TSMC28	Two port	72 x 64 bits
PCIE_TFDG2KV72X64X1M1F330	TSMC28	Two port	72 x 64 bits
PCIE_TFDG2KV72X64X1M1F330	TSMC28	Two port	72 x 64 bits
PCIE_TF1CKKV256X10X1M4F140	TSMC28	Two port 1Clk	256 x 10 bits

Clock and timing spec

Limits	System clock frequency (clk_sys)	pipe clk
Upper bound	syn: 257 MHz / real: 243 MHz	syn: 138.8 MHz / real: 125 MHz
Lower bound	No constraint	No constraint

• Reset spec

Reset signal	Description
crt_pcie_rstn	Asynchronous reset.
crt_pcie_phy_rstn	Asynchronous reset.
crt_pcie_phy_mdio_rstn	Asynchronous reset.
crt_pcie_stitch_rstn	Asynchronous reset.
crt_pcie_nonstitch_rstn	Asynchronous reset.
crt_pcie_power_rstn	Asynchronous reset.
crt_pcie_core_rstn	Asynchronous reset.

• Module area

Type	Size
Logic area	49786.015755 um ²
SRAM area	28994.539672 um ²

ATPG coverage

ATPG type	Coverage
Test coverage	98.35 %
Fault coverage	97.83 %



Power info:SSG0P9VN40C

Type	Power
Leakage power	1.4704 mW
Switching power	114.3564 mW

• Clock gated rate

Type	Rate
Clock gated rate	82.23%

