



RealTek specification on

DHC Technology

Date: 2017-11-15

Version: 1.0

UNICORN-CR-ARCH

Specification for Unicorn Project

Specification for Unicorn: Card Reader Architecture Specification

Warning

This document is not a DVD Standard. It is distributed for review and comment. It is subject to change without notice and may not be referred to as a DVD Standard. Recipients of this document are invited to submit, with their comments, notification of any relevant patent rights of which they are aware and to provide supporting documentation. Distribution does not constitute publication.



SD	Address Index (SYS)	Address Index (IP)
wrapper control register	0x1801_0400~0x1801_04FF	NA
IP sys_sel	0x1801_0500~0x1801_050F	FD50~FD5F
	0x1801_0510~0x1801_051F	FD60~FD6F
	0x1801_0520~0x1801_052F	FD70~FD7F
	0x1801_0530~0x1801_053F	FD30~FD3F
IP ocp_sel	0x1801_0540~0x1801_054F	FDA0~FDAF
IP sd_mux_sel	0x1801_0550~0x1801_055F	FDC0~FDCF
	0x1801_0560~0x1801_056F	FDD0~FDDF
	0x1801_0570~0x1801_057F	FDE0~FDEF
IP sd_sel	0x1801_0580~0x1801_058F	FF00~FF0F
	0x1801_0590~0x1801_059F	FF10~FF1F
	0x1801_05A0~0x1801_05AF	FF20~FF2F
IP ppb_sel	0x1801_0600~0x1801_06FF	F800~F8FF
	0x1801_0700~0x1801_07FF	F900~F9FF
	0x1801_0800~0x1801_08FF	FA00~FAFF
	0x1801_0900~0x1801_09FF	FB00~FBFF

SDIO	Address Index (SYS)	Address Index (IP)
wrapper control register	0x9801_0A00~0x9801_0AFF	NA
SDIO pcie if register	0x9801_0B00~0x9801_0BFF	FE00~FEFF
SDIO host standard register	0x9801_0C00~0x9801_0CFF	FF00~FFFF
SDIO ring buffer access	0x9801_0B00~0x9801_0EFF	

eMMC	Address Index (SYS)	Address Index (IP)
wrapper control register	0x1801_2000>0x1801_20FF	NA
IP sys_sel	0x1801_2100~0x1801_210F	FD50~FD5F
	0x1801_2110~0x1801_211F	FD60~FD6F
	0x1801_2120~0x1801_212F	FD70~FD7F
	0x1801_2130~0x1801_213F	FD30~FD3F
IP ocp_sel	0x1801_2140~0x1801_214F	FDA0~FDAF
IP sd_mux_sel	0x1801_2150~0x1801_215F	FDC0~FDCF
	0x1801_2160~0x1801_216F	FDD0~FDDF
	0x1801_2170~0x1801_217F	FDE0~FDEF
IP sd_sel	0x1801_2180~0x1801_218F	FF00~FF0F
	0x1801_2190~0x1801_219F	FF10~FF1F
	0x1801_21A0~0x1801_21AF	FF20~FF2F
IP ppb_sel	0x1801_2200~0x1801_22FF	F800~F8FF
	0x1801_2300~0x1801_23FF	F900~F9FF
	0x1801_2400~0x1801_24FF	FA00~FAFF
	0x1801_2500~0x1801_25FF	FB00~FBFF



SD wrapper control register

Module::sd	Register:: DMA_CTL1		Set::1	ATTR::ctrl	Type::SR	ADDR::0x9801_0404	
Name		Bits	R/W	Default	Comments		
Rvd		3130	-	-	-		
dram_sa		290	R/W	'h0000 000	Dram start information v means 8B)	address for vill be map to a	DMA transfer. This addcmd. (8 Bytes Unit, 1

Module::sd	Re	Register::DMA_CTL2		Set::1	ATTR::ctrl Type::SR ADDR::0x9801_0408
Name		Bits	R/W	Default	Comments
Rvd		3116	-	-	-
dma_len		150	R/W	'h0000	Transfer length for DMA transfer between DMA buffer and DDR. (512B Unit, 1 means 512B)

Module::sd	Register::DM	IA_CTL3	Set::1	ATTR::nor	Type::SR	ADDR::0x9801_040C	
Name	Bits	R/W	Default	Comments			
Rvd	316	-	_	-			
dat64_sel	5	R/W	'b0	For CMD6 case, read data length is 64byte (less than 256 byte) '1': dma count to 64byte and send sb1_req. '0': normal case.			
rsp17_sel	4	R/W	'b0	For response is R2 case, reponse will transfer by dma and not store in register. '1': dma count to 16byte and send sb1_req. '0': normal case.			
Rvd	32	-	-	-			
ddr_wr	1	R/W	'b0	'1': Move data from DMA buffer to DDR. '0': Move data from DDR to DMA Buffer. This information will be map to addcmd.			



				When target_sel
dma_xfer	0	R/W	'b0	Set this bit to transfer data between DRAM and DMA buffer. Direction must be set at next bit. The transfer length is reference to DMA_CTL2[24:1215:0]. This bit will be auto clear when transfer done.

Module::sd		egister::SYS_LOW_ WR		Set::1	ATTR::ctrl	Type::SR	ADDR::0x9801_0410	
Name Bits R/W Default Comments								
Rvd		317	-	-	-			
sys_clk_gate_er	na	6	R/W	ʻb1	DMA clk_sys gating enable			
Rvd		5	-	-	-			
dma_sram_lp_e	ena	4	R/W	'b0	dma sram low power enable			
dma_sram_rdy_	_nu	3:0	R/W	'd10	dma sram ready cycle (leave sleep mode) (N+1) *clk_sys period			

Module::sd	Register:: DM	IA_RST	Set::1	ATTR::ctrl	Type::SR	ADDR::0x9801_0420	
Name	Bits	R/W	Default	Comments			
Rvd	313			-			
Dbus_endian_sel	2	R/W	'b0	0: little; 1: Big			
L4_gated_disable	e 1	R/W	'b0	Disable L4 clock gated			
dma_rstn	0	R/W	ʻb1	dma soft reset.			

Module::sd	Register:: ISR			Set::1	ATTR::nor	Type::SR	ADDR::0x9801_0424	
Name		Bits	R/W	Default	Comments			
Rvd		315	-	-	-			
Int4		4	R/W	'b0	SD Int4. DMA transfer done INT.			
Int3		3	R/W	'b0	SD Int3.SB1 wlast/rlast.			
Int2		2	R/W	'b0	SD Int2. Card Error.			



Int1	1	R/W	'b0	SD Int1. Card End.
write_data	0	W	-	1 to set, 0 to clear bit with 1.

Module::sd	Re	gister:: ISR	REN	Set::1	ATTR::ctrl Type::SR ADDR::0x9801_0428		
Name		Bits	R/W	Default	Comments		
Rvd		319	-	-	-		
Rvd		85	-	-	-		
Int4En		4	R/W	'b0	SD Int4 Enable dma_clr INT Enable.		
Int3En		3	R/W	'b0	SD Int3 Enable SB1 wlast/rlast INT Enable.		
Int2En		2	R/W	'b0	SD Int2 Enable Card Error INT Enable.		
Int1En		1	R/W	'b0	SD Int1 Enable Card End INT Enable.		
write_data		0	W	-	1 to set, 0 to c	clear bit with 1.	

Module::sd	Register:: DUMMY_SY	S	Set::1	ATTR::nor	Type::SR	ADDR::0x9801_042C
Name	Bits	R/W	Default	Comments		
dmy	310	R/W	'h0000 0000	Dummy bit.		

Module::sd	Re	Register:: DBG		Set::1	ATTR::nor	Type::SR	ADDR::0x9801_0444		
Name		Bits	R/W	Default	Comments				
Rvd		3113	-	-	-				
write_enable4		12	W	-	Write enable for bit[1110]				
cr_dbg_sel		1110	R/W	ʻh0	CR dbg select				



write_enable3	9	W	-	Write enable for bit[86]
sel1	86	R/W	ʻh0	Select control of dbg_sel1.
write_enable2	5	W	-	Write enable for bit[42]
sel0	42	R/W	ʻh0	Select control of dbg_sel0.
write_enable1	1	W	-	Write enable for bit0.
enable	0	R/W	'b0	Debug Enable. If set to 1, the debug port will be switched to the selected probed signals for observation. If clear to 0 (default), the scpu_dbg_out0 and scpu_dbg_out1 are both static at 16 h0.

Module::sd	Regis	ter::IP_BIS	ST_CTL		Set::1		ATTF	R::ctr	rl	Туре	::SR		ADDR::0x9801_0	0460
Name		Bits	R/W	De	efault	Comments								
Rvd		3117	R/W	-		- 1								
bist_cr_ppb_rme	e_1	16	R/W	'b	0	RI	M1 en	able		F				
bist_cr_ppb_rm_	_1	1512	R/W	'h	0	RI	M1 va	lue						
Rvd		119	R/W	-										
bist_cr_ppb_rme	e_0	8	R/W	'b	0	RI	M0 en	able						
bist_cr_ppb_rm_	_0	74	R/W	'h	0	RN	M0 va	lue						
bist_drf_test_res	sume	3	R/W	'b	0	Bi	st drf	test 1	resu	ıme b	it.			
bist_drf_mode		2	R/W	'b	0	Bi	st drf	enab	ole b	it.				
bist_en		1	R/W	'b	0	Bi	st ena	ıble b	oit.					
bist_ls		0	R/W	'b	0	Bi	st ls b	oist						

Module::sd	Regis	Register::IP_BIST_STS			Set::1	ATTR::nor	Type::SR	ADDR::0x9801_0464		
Name		Bits	R/W	Defa	ault	Comments				
Rvd	317 R -		-		-					
bist_drf_start_p	ause	6	R	'b0		IP DRF start pa	nuse			



bist_drf_fail_1	5	R	'b0	IP BIST DER 1 fail
bist_drf_fail_0	4	R	'b0	IP BIST DER 0 fail
bist_drf_done	3	R	'b0	IP BIST DRF done
bist_1_fail	2	R	'b0	IP BIST 1 fail
bist_0_fail	1	R	'b0	IP BIST 0 fail
bist_done	0	R	'b0	IP BIST finishing signal

Module::sd Regis	ster::BIST_	CTL	Set:	:1	ATTR::ctrl	Type::SR	ADDR::0x9801_0468			
Name	Bits	R/W	Default	(Comments					
Rvd	3117	R/W	-	-						
cr_bist2_rme_1	16	R/W	'b0	I	BIST2 RM1 en	able				
cr_bist2_rm_1	1512	R/W	ʻh0	H	BIST2 RM1 va	lue				
Rvd	119	R/W	-		7					
cr_bist2_rme_0	8	R/W	'b0	I	BIST2 RM0 en	able				
cr_bist2_rm_0	74	R/W	ʻh0	I	BIST2 RM0 val	lue				
cr_bist2_drf_test_res	3	R/W	'b0	I	BIST group1 fa	il signal.				
ume										
cr_drf_bist2_mode	2	R/W	'b0	CR DRF BIST2 enable						
cr_bist2_mode	1	R/W	'b0	CR BIST2 enable						
cr_bist2_ls	0	R/W	'b0	(CR BIST2 ls mode					

Module::sd	Regis	egister::BIST_STS			Set::1		ATTR::nor	Type::SR	ADDR::0x9801_046C		
Name		Bits	R/W	Default		Comments					
Rvd		3122	R	-		-					
drf_bist2_fail_3	3	21	R	'b	'b0		BIST2 DRF 3 fail				
drf_bist2_fail_2	2	20	R	'b	'b0		BIST2 DRF 2 f	ail			



_				A Substituty of Rediter Group
drf_bist2_fail_1	19	R	'b0	BIST2 DRF 1 fail
drf_bist2_fail_0	18	R	'b0	BIST2 DRF 0 fail
bist2_drf_start_pause	17	R	'b0	BIST2 DRF start pause
drf_bist2_done	16	R	'b0	DRF BIST2 finishing signal.
Rvd	155	R		
bist2_fail_3	4	R	'b0	BIST2 3 fail
bist2_fail_2	3	R	'b0	BIST2 2 fail
bist2_fail_1	2	R	'b0	BIST2 1 fail
bist2_fail_0	1	R	'b0	BIST2 0 fail
bist2_done	0	R	'b0	BIST2 finishing signal

Module::sd	Regis	ter::IP_CT	L Set::1				ATTR::ct	rl	Type::SR	ADDR::0x9801_0470
Name		Bits	R/W	De	efault	lt Comments				
Rvd		3116	R/W	-		-				
asic_crc_dbgo_	sel	158	R/W	'h(0	ΙP	dbug page	e se	el 1	
Rvd		7	R/W	-		-				
crc_dbgo_sel		63	R/W	'h	0	ΙP	dbug pag	e se	el 2	
ip_ea_flash		2	R/W	'b(0	ΙP	ea flash			
crc_clk_disable	trig	1	R/W	'b(0	ΙP	auto disal	ble	crc_clk triggl	le
mcu_time_1_us		0	R/W	'b(0	IP	mcu cont	rol		

Module::sd	Regis	Register::PAD_CTL			Set::1		ATTR::ctrl	Type::SR	ADDR::0x9801_0474			
Name		Bits	R/W	Default		Comments						
Rvd		311	-	-		-	-					
tune3318		0	R/W	'b	1	P	ad select 3.3v	or 1.8v,				
						1: 3.3v						
						0	: 1.8v					



Module::sd Regis	ster::CKGE	EN_CTL	S	Set::1	ATTR::ctrl	Type::SR	ADDR::0x9801_0478			
Name	Bits	R/W	Defa	ault	Comments					
Rvd	3119	R/W	-		-					
sd30_sample_change	18	R/W	'b0		0: from sd30_sa 1: clk4M	ample_clk_src	,			
sd30_push_change	17	R/W	'b0		0: from sd30_pr 1: clk4M	ush_clk_src				
crc_clk_change	16	R/W	'b0		0: from crc_clk_1: clk4M	_src				
Rvd	1514	R/W	-		-					
sd30_sample_clk_src	13:12	R/W	'b10)	00: ssc_clk					
					01: ssc_clk_vp0		·			
Rvd	1110	R/W	-		7	*				
sd30_push_clk_src	9:8	R/W	'b01		00: ssc_clk					
					01: ssc_clk_vp0					
					10: ssc_clk_vp1					
Rvd	76	R/W			-					
crc_clk_src	5:4	R/W	'b00)	00: ssc_clk					
					01: ssc_clk_vp0					
					10: ssc_clk_vp1					
Rvd	3	-	-		-					
clk_div	20	R/W	'h0		000: div1					
					001: div2					
					010: div4					
					011: div8					

Module::sd	Register::SDIO_BIST_CT	Set::1	ATTR::ctrl	Type::SR	ADDR::0x9801_0480
	L				



Name	Bits	R/W	Default	Comments
Rvd	319	R/W	-	-
bist_dbus_buf_rme	8	R/W	'b0	RM enable
bist_dbus_buf_rm	74	R/W	ʻh0	RM value
bist_drf_test_resume	3	R/W	'b0	Bist drf test resume bit.
bist_drf_mode	2	R/W	'b0	Bist drf enable bit.
bist_en	1	R/W	'b0	Bist enable bit.
bist_ls	0	R/W	'b0	Bist ls bit.

Module::sd	Regis S	gister::SDIO_BIST_			Set::1	-	ATTR::nor	Type::SR	ADDR::0x9801_0484		
Name		Bits	R/W	D	efault	С	Comments				
Rvd		317	R	-							
bist_drf_start_p	ause	6	R	'b	0	D					
bist_drf_fail_1	bist_drf_fail_1			'b	0	DBUS BUF BIST DER 1 fail					
bist_drf_fail_0		4	R	'b	0	DBUS BUF BIST DER 0 fail					
bist_drf_done		3	R	'b	0	D	,				
bist_1_fail		2	R	'b	0	D	BUS BUF B	IST 1 fail			
bist_0_fail			R	'b0			DBUS BUF BIST 0 fail				
bist_done 0			R	'b	0	D	BUS BUF B	IST finishing s	signal		

Module::sd	Regis CTL	ter::SDIO_	IP_BIST	i i	Set::1		ATTR::ctrl	Type::SR	ADDR::0x9801_0488	
Name	Bits	R/W	Default		Comments					
Rvd		319	R/W	-		-				
bist_ring_buf_rme_0		8	R/W	'b0		RM0 enable				
bist_ring_buf_rm_0		74	R/W	ʻh	0	RM0 value				



bist_drf_test_resume	3	R/W	'b0	Bist drf test resume bit.		
bist_drf_mode	2	2 R/W 'b0		Bist drf enable bit.		
bist_en	1	R/W	'b0	Bist enable bit.		
bist_ls	0	R/W	'b0	Bist ls bit.		

Module::sd	Regis STS	ter::SDIO_IP_BIST_			_ Set::1		ATTR::nor	Type::SR	ADDR::0x9801_048C		
Name		Bits	R/W	De	efault	Comments					
Rvd		315	R	-		-					
bist_drf_start_p	ause	4	R	'b0		IP DRF start pause					
bist_drf_fail		3	R	'b0			P BIST DRF fa	ail			
bist_drf_done		2	R	'b	0	IP BIST DRF done					
bist_fail		1	R	'b	0	IP BIST fail					
bist_done	0	R	'b	0	П	P BIST finishi	ng signal				

	Register::SPE SENSOR_C		et::2 ATT	R::ctrl Type::SR ADDR::0x9801_0490				
Name	Bits Bits	R/W	Default	Comments				
Rvd	3127	-	-					
sensor_clk_en	26	R/W	'b0	speed sensor clock enable				
speed_en	25	R/W	'b0	enable				
daya_in	245	R/W	'b0	data in				
wire_sel	4	4 R/W 'b		interconnect (metal) selection				
ro_sel	31	R/W	'b0	select ring osc				
rstn	0	R/W	'b0	reset				

Module::sd	fodule::sd Register::Sl _SENSOR_				ATTR::nor		Type::SR	ADDR::0x9801_049c			
Name	Name B		R/W	r	Default		Comments				
Rvd	Rvd 3121		-	-							
count_out 2		201	R	'b0			data out (valid if ready is high)				
ready		0	R		'b0		indicate th	ne test is done			

Module::sd	Register::SPEED _SENSOR_OUT2		Set::2 ATT		R::nor	Type::SR	ADDR::0x9801_04a4
Name Bits		R/W	Defau	ılt	Comment	S	



Rvd	3117	-	-	
dbgo	161	R	'b0	debug output
wsort_go	0	R	'b0	go/no-go for wafer test





SDIO wrapper control register

Module::sdio	Re	gister::SRA	AM_CTL	Set::1	ATTR::ctrl	Type::SR	ADDR::0x9801_0A00				
Name		Bits	R/W	Default	Comments						
Rvd	313	-	-	-	-						
mcu_buf_acces	s	21	R/W	'h0	bit[2:1] = 'b0 address is dire 0x9801_0EFF bit[2:1] = 'b1 could be acce 0x9801_0B30 0x9801_0B31 0x9801_0B33 address will a	0: buf access di 1: buf abs acces ect mapping to 0. 7. 0: buf auto acce	ss enable, ring buffer 0x9801_0B00 ~ ss enable, ring buffer 0]), :8]), :16]), :24]),				
mcu_sel		0	R/W	·p0	0: elbi I/F 1: mcu I/F						

Note: In MCU reg mode(incu_sel = 1, mcu_buf_access = 2'b01/2'b10), Data always accessed to rbus_wdata[7:0]/from rbus_rdata[7:0], data[31:8] will be 0.

Note: MCU mode is used for debug, normal function covered in elbi mode totally.

Module::sdio Regis		Set::1		ATTR::ctrl	Type::SR	ADDR::0x9801_0A10				
Name	Bits	R/W	Default		Comments					
Rvd	313	R/W	-		-					
Dbus_endian_sel	2	R/W	'b0			0: little; 1: Big				
L4_gated_disable	1	R/W	'b0		Disable L4 clock gated					
suspend_n	0	R/W	'b	1	suspend, low active					



Module::sdio	Register:: DBG_1		Set::1	ATTR::nor	Type::SR	ADDR::0x9801_0A20	
Name	Name		R/W	Default	Comments		
Rvd		3110	-	-	-		
write_enable3		9	W	-	Write enable	for bit[86]	
sel1		86	R/W	ʻh0	Select control	of dbg_sel1.	
write_enable2		5	W	-	Write enable	for bit[42]	
sel0		42	R/W	ʻh0	Select control of dbg_sel0.		
write_enable1		1	W	-	Write enable	for bit0.	
enable		0	R/W	'b0	selected probe	the debug port ed signals for ob	the scpu_dbg_out0 and

Module::sdio	Re	gister:: DB	G_2	Set::1	ATTR::nor Type::SR	ADDR::0x9801_0A24
Name		Bits	R/W	Default	Comments	
Rvd		313		-		
dbus_dbg_sel		20	R/W	'h0	sdio dbus dbg select	

Module::sdio Re	gister:: DB	G_3	Set::1	ATTR::nor	Type::SR	ADDR::0x9801_0A28
Name	Bits	R/W	Default	Comments		
Rvd	318	ı	1	-		
ip_dbg_sel	70	R/W	'h0	sdio ip dbg se	lect	

Module::sdio	Re	gister:: ISR		Set::1	ATTR::nor	Type::SR	ADDR::0x9801_0A30
Name		Bits	R/W	Default	Comments		
Rvd		315	-	-	-		
Int4		4	R/W	'b0	SDIO Int4. S	DIO IP Int.	



Int3	3	R/W	'b0	SD Int3.SB1 wlast/rlast.
Rvd	2	-	-	-
Int1	1	R/W	'b0	SDIO Int1. DMA done.
write_data	0	W	-	1 to set, 0 to clear bit with 1.

Module::sdio	Re	egister:: ISI	REN	Set::1	ATTR::ctrl	ATTR::ctrl Type::SR ADDR::0x9801_0				
Name		Bits	R/W	Default	Comments	Comments				
Rvd		315	-	-	-					
Int4En		4	R/W	'b0	SDIO Int4 En					
Int3En		3	R/W	'b0	SDIO Int3 En					
Rvd		2	-	-	-					
Int1En		1	R/W	'b0	SDIO Int1 En					
write_data		0	W	-	1 to set, 0 to o	clear bit with 1.				

Module::sdio	Register::PAD_	CTL	Set::1	ATTR::ctrl Type::SR ADDR::0x9801_0A40
Name	Bits	R/W	Default	Comments
Rvd	311	R/W	-	-
tune3318	0	R/W	'b1	Pad select 3.3v or 1.8v,
				1: 3.3v
				0: 1.8v

Module::sdio	Register::CKGEN_CTL		Set::1		ATTR::ctrl	Type::SR	ADDR::0x9801_0A44		
Name		Bits	R/W	De	efault	C	Comments		
Rvd	vd 3119 R/W -		-		-				
sd30_sample_change		18	R/W	'b(0	0: from sd30_sample_clk_src			;



				A Subsidiary of Realtek Group
				1: clk4M
sd30_push_change	17	R/W	'b0	0: from sd30_push_clk_src
				1: clk4M
crc_clk_change	16	R/W	'b0	0: from crc_clk_src
				1: clk4M
Rvd	1514	R/W	-	-
sd30_sample_clk_src	13:12	R/W	'b10	00: ssc_clk
				01: ssc_clk_vp0
				10: ssc_clk_vp1
Rvd	1110	R/W	-	-
sd30_push_clk_src	9:8	R/W	'b01	00: ssc_clk
				01: ssc_clk_vp0
				10: ssc_clk_vp1
Rvd	76	R/W	-	-
crc_clk_src	5:4	R/W	'b00	00: ssc_clk
				01: ssc_clk_vp0
				10: ssc_clk_vp1
Rvd	3		-	
clk_div	20	R/W	'h0	000: div1
				001: div2
				010: div4
				011: div8
				-

Module::sdio	Re	gister:: DM	IA_RST	Set::1	ATTR::ctrl	Type::SR	ADDR::0x9801_0A50
Name		Bits	R/W	Default	Comments		
Rvd		311	-	-	-		
dma_rstn		0	R/W	ʻb1	dma soft reset	i.	

PAD_DRIVE		Module::sdio	C	Set::1	ATTR::ctrl	Type::SR	ADDR::0x9801_0A54
-----------	--	--------------	---	--------	------------	----------	-------------------



		1	T .	A Subsidiary of Realtek Group
Name	Bits	R/W	Default	Comments
Rvd	3124	-	-	-
				SDIO_DAT PAD PMOS drive select
				bit[23]: NE4
dat_pad_pmos_dri	2320	R/W	'h0	bit[22]: NE3
ve				bit[21]: NE2
				bit[20]: NE5
				SDIO_DAT PAD NMOS drive select
				bit[19]: NE4
dat_pad_nmos_dri	1916	R/W	'h0	bit[18]: NE3
ve				bit[17]: NE2
				bit[16]: NE5
				SDIO_CMD PAD PMOS drive select
				bit[15]: NE4
cmd_pad_pmos_d	1512	R/W	'h0	bit[14]: NE3
rive				bit[13]: NE2
				bit[12]; NE5
				SDIO_CMD PAD NMOS drive select
				bit[11]; NE4
cmd_pad_nmos_d	118	R/W	'h0	bit[10]: NE3
rive				bit[9]: NE2
				bit[8]: NE5
				SDIO_CLK PAD PMOS drive select
				bit[7]: NE4
clk_pad_pmos_dri	7.4	R/W	'h0	bit[6]: NE3
ve				bit[5]: NE2
				bit[4]: NE5
				SDIO_CLK PAD NMOS drive select
				bit[3]: NE4
clk_pad_nmos_dri	30	R/W	'h0	bit[2]: NE3
ve				bit[1]: NE2
				bit[0]: NE5
W DAD Drive Table	1	l .	1	

※ PAD Drive Table



eMMC wrapper control register

XSWC register, SWC access only!!! sb2 will block this register if from NWC access. software need to set to 0 after rom code flow done.

Module::emm	Register:: DESC_CTL0			Set::1	ATTR:: ctrl	Type::SR	ADDR::0x9801_2400
Name		Bits	R/W	Default	Comments		
Rvd		3130	-	-	-		
base		29:0	R/W	'h0000 0000	Descriptor base address (8B align)		

Module::emm	Register:: DESC_CTL1		Set::1	ATTR:: ctrl Type::SR ADDR::0x9801_2404
Name	Bits	R/W	Default	Comments
Rvd	3130	-	-	
limit	290	R/W	'h0000 0000	Descriptor limit address (8B align)

Module::emm	Register::DES	SC_CTL2	Set::1	ATTR:: nor_up	Type::SR	ADDR::0x9801_2408	
Name	R/W	Default	Comments				
desc_int_clr	31	R/W	'h0	Descriptor interrupt clear			
desc_go	30	R/W	'h0	Trigger state machine			
wptr	290	R/W	ʻh0	Descriptor write pointer (8B align)			

Module::emm	Re	Register::DESC_CTL3		Set::1	ATTR:: nor_up	Type::SR	ADDR::0x9801_240C	
Name		Bits	R/W	Default	Comments			
Rvd		3130	-	-	-			
rptr		290	R/W	'h0	Descriptor write pointer (8B align)			



Emmc wrapper descriptor format

DES0

Name	bit field	Remarks
OWN	31	
Card Error Summary	30	
(CES)		
IP cmd arg	29:6	IP cmd arg [23:0]
End of Ring (ER)	5	
Second Address	4	
Chained (CH)		
First Descriptor (FS)	3	
Last Descriptor (LD)	2	
Disable Interrupt on	1	
Completion (DIC)		
reserved	0	

DES1

Name	bit field	Remarks
reserved	31	reserved
IP cmd[12]	30	IP cmd [12]
IP cmd[11]	29	IP cmd [11]
IP cmd[10]	28	IP cmd [10]
IP cmd[9]	27	IP cmd [9]
IP cmd arg	26:19	IP cmd arg [31:24]
IP cmd	18:13	P cmd [5:0]
Buffer 1 Size	12:0	

DES2

Name	bit field	Remarks
Buffer Address Pointer	31:0	
1		

DES3

Name	bit field	Remarks
IP byte count	31:0	

Module::emm	Re	Register::DESC_STS		Set::1	ATTR::nor	Type::SR	ADDR::0x9801_2410	
Name		Bits	R/W	Default	Comments			
Rvd		3116	-	-	-			
desc_sts		150	R	'h0	Descriptor st	tatus = {9'h0,	ptr_mis, desc_timeout,	



			desc_state}	
		1		

Sts description

```
case(1'b1)
ps_desc_idle:
                           emmc_desc_status <= 0;
ps_desc_ptr:
                           emmc_desc_status <= 1;
ps_desc_fetch:
                           emmc_desc_status <= 2;
ps_desc_read1:
                           emmc_desc_status <= 3;
ps_desc_read2:
                           emmc_desc_status <= 4;
ps_desc_deco:
                           emmc_desc_status <= 5;
ps_desc_clr_int:
                           emmc_desc_status <= 6;
ps_desc_bytecnt:
                           emmc_desc_status <= 7;
ps_desc_cmd_arg:
                           emmc_desc_status <= 8;
ps_desc_cmd:
                           emmc_desc_status <= 9;
ps_desc_cmd_wait:
                           emmc_desc_status <= 10;
ps_desc_fake_dbus:
                           emmc_desc_status <= 11;
ps_desc_cmd_done:
                           emmc_desc_status <= 12;
ps_desc_xfer_wait:
                           emmc_desc_status <= 13;
ps_desc_xfer_done:
                           emmc_desc_status <= 14;
ps_desc_timeout:
                           emmc_desc_status <= 15;
ps_desc_int_chk:
                           emmc_desc_status <= 16;
ps_desc_int:
                           emmc_desc_status <= 17;
ps_desc_sts_chk:
                           emmc_desc_status <= 18;
```



Desc_int 發生條件: ps_desc_timeout or ps_desc_int or {ps_desc_sts_chk & read/write pointer equal (and the state machine will be idle)}

Module::emm	Register::DESC_THD			Set::1	ATTR::ctrl	Type::SR	ADDR::0x9801_2414	
Name		Bits	R/W	Default	Comments			
desc_timeout_b	ур	31	R/W	^c h0	Descriptor timeout state bypass			
desc_timeout_th	desc_timeout_thd 300 R/W		R/W	'h3ffff	Descriptor timeout threshold			

Module::emm	Re PV	gister::SYS VR	S_LOW_	Set::1	ATTR::ctrl	Type::SR	ADDR::0x9801_2418	
Name Bits R/W			Default	Comments				
Rvd	rd 318		-	-	-			
mcu_pp_sram_l ₁	mcu_pp_sram_lp_ 7 R/W 'b0			'b0	clk_sys domain MCU access pp_sram low power enable			
sys_clk_gate_en	a	6	R/W 'b1 DMA c		DMA clk_sys	DMA clk_sys gating enable		
cp_clk_gate_ena 5 R/W			'b1	DMA cp part clk_sys gating enable				



dma_sram_lp_ena	4	R/W	'b0	dma sram low power enable
dma_sram_rdy_nu m	3:0	R/W	'd10	dma sram ready cycle (leave sleep mode) (N+1) * clk_sys period

Module::emm	Register:: CF	egister:: CP		ATTR::nor	Type::SR	ADDR::0x9801_241c			
Name	Bits	R/W	Default	Comments					
Rvd	3126	-	-	-					
cp_de_en	25	R/W	'h0	Cp decode enable					
cp_length	249	R/W	'h0000 1	NF <-> CP scramble/descramble length.					
cp_first	8	R/W	'h0	Cp first					
cp_enable	7	R/W	'h0						
cp_sram_sel	6	R/W	ʻh0						
Rvd	51	-	-						
cp_desc_sram_se	1 0	R/W	'h0	0: descriptor from DDR, 1: descriptor from cp sbuf					

Module::emm	Re	gister:: OT	HER1	Set::1	ATTR::ctrl	Type::SR	ADDR::0x9801_2420		
Name		Bits	R/W	Default	Comments				
Rvd		312		-	-				
Dbus_endian_se	el	1	R/W	'b0	0: little; 1: Big				
14_gated_disable	e	0	R/W	ʻb1	Disable L4 gated clock				

Module::emm	Re	legister:: ISR		Set::1	ATTR::nor	Type::SR	ADDR::0x9801_2424	
Name	Bits R/W Default			Default	Comments			
Rvd		315	-	-	-			
ip_int_mask 4 R/W			'b0	0 : unmask, 1:mask				



desc_int_mask	3	R/W	'b0	0 : unmask, 1:mask
Dma_int_mask	2	R/W	'b0	0 : unmask, 1:mask
dma_done_int	1	R/W	'b0	Dma done status
write_data	0	W	-	1 to set, 0 to clear bit with 1.

Module::emm	Re	Register:: ISREN		Set::1	ATTR::ctrl	Type::SR	ADDR::0x9801_2428	
Name Bits		Bits	R/W	Default	Comments			
dmy 310		310	R/W	'h0000 0000	Dummy bit.			

Module::emm		gister:: JMMY_SY	'S	Set::1	ATTR::nor	Type::SR	ADDR::0x9801_242C
Name Bits R/W		Default	Comments				
dmy 310 R/W		'h0000 0000	Dummy bit.	Dummy bit.			

Module::emm c	egister:: AH	В	Set::1	et::1 ATTR::ctrl Type::SR ADDR::0x9				
Name Bits R/W			Default	Comments				
Rvd	313	-	-	-				
EMMC_ahb_m_b ig_endian	2	R/W	'b0	Emmc ip dbus endian				
EMMC_ahb_s_bi g_endian	1	R/W	'b0	Emmc ip rbus endian				
Rvd	0	-	-	-				

Module::emm	Re	Register:: DBG		Set::1	ATTR::nor	Type::SR	ADDR::0x9801_2444
Name		Bits	R/W	Default	Comments		



Rvd	3114	-	-	-
write_enable3	13	W	-	Write enable for bit[86]
sel1	128	R/W	'h0	Select control of dbg_sel1.
write_enable2	7	W	-	Write enable for bit[42]
sel0	62	R/W	ʻh0	Select control of dbg_sel0.
write_enable1	1	W	-	Write enable for bit0.
enable	0	R/W	'b0	Debug Enable. If set to 1, the debug port will be switched to the selected probed signals for observation. If clear to 0 (default), the scpu_dbg_out0 and scpu_dbg_out1 are both static at 16'h0.

Module::emm c	Regis	ter::PP_BI	ST_CTL	Set:	::1 ATTR::ctrl Type::SR ADDR::0x9801_2460					
Name	Bits	R/W	Defaul	Comments						
Rvd 312			R/W							
bist_cr_desc_rme	_0	24	R/W	ʻb0	Desc RM enable					
bist_cr_desc_rm_	0	2320	R/W	'h0	Desc RM value					
Rvd		1917	R/W	-	-					
bist_cr_ppb_rme_	bist_cr_ppb_rme_1 16			'b0	RM1 enable					
bist_cr_ppb_rm_1		1512	R/W	'h0	RM1 value					
Rvd		119	R/W	1	-					
bist_cr_ppb_rme_	_0	8	R/W	'b0	RM0 enable					
bist_cr_ppb_rm_0)	74	R/W	ʻh0	RM0 value					
bist_drf_test_resu	ime	3	R/W	'b0	Bist drf test resume bit.					
bist_drf_mode		2	R/W	'b0	Bist drf enable bit.					
bist_en		1	R/W	'b0	Bist enable bit.					
bist_ls		0	R/W	'b0	Bist reset bist					



Module::emm	Regis	ster::IP_BIST_CTL			Set::1		ATTR::ctrl	Type::SR	ADDR::0x9801_2464	
Name	Bits	R/W	Default			Comments				
Rvd		3117	R/W	-		-				
bist_cr_ip_rme_	t_cr_ip_rme_1 16 R/W 'b0 RM1 enable									
bist_cr_ip_rm_1	l	1512	R/W	'h	0	RM1 value				
Rvd	Rvd 119		R/W	-		-				
bist_cr_ip_rme_	_0	8	R/W	'b	0	R	RM0 enable			
bist_cr_ip_rm_0)	74	R/W	'h	0	R	RM0 value			
bist_drf_test_res	sume	3	R/W	'b	0	В	Bist drf test res	ume bit.		
bist_drf_mode 2		2	R/W	'b	0	Bist drf enable bit.				
bist_en		1	R/W	'b	0	Bist enable bit.				
bist_ls		0	R/W	'b	0	Bist reset bist				

Module::emm	Regis	ter::PP_BI	ST_STS	Set::1	ATTR::nor	Type::SR	ADDR::0x9801_2468		
Name	Name Bits			Default	Default Comments				
Rvd		3111	R	1	-				
bist_drf_start_pa	use	10	R	'b0	IP DRF start pause				
Rvd		9	R/W	-	-				
bist_drf_fail_2		8	R	'b0	IP BIST DER	2 fail			
bist_drf_fail_1		7	R	'b0	IP BIST DER	1 fail			
bist_drf_fail_0		6	R	'b0	IP BIST DER 0 fail				
bist_drf_done		5	R	'b0	IP BIST DRF	IP BIST DRF done			
Rvd		4	R/W	-	-				



bist_2_fail	3	R	'b0	IP BIST 2 fail
bist_1_fail	2	R	'b0	IP BIST 1 fail
bist_0_fail	1	R	'b0	IP BIST 0 fail
bist_done	0	R	'b0	IP BIST finishing signal

Module::emm	Regis	ter::IP_BIS	ST_STS	T_STS			ATTR::nor	Type::SR	ADDR::0x9801_246c		
Name		Bits	R/W	D	Default		Comments				
Rvd		3111	R	-		-					
bist_drf_start_par	use	10	R	'b	0	II	P DRF start pa	use			
Rvd		9	R/W	-		-					
Rvd		8	R/W	-		-					
bist_drf_fail_1		7	R	'b	0	IP BIST DER 1 fail					
bist_drf_fail_0		6	R	'b	0	П	P BIST DER O	fail			
bist_drf_done		5	R	'b	0	П	P BIST DRF d	one			
Rvd		4	R/W	-							
Rvd		3	R/W			-					
bist_1_fail		2	R	'b	0	IP BIST 1 fail					
bist_0_fail		1	R	'b	0	IP BIST 0 fail					
bist_done		0	R	'b	0	IP BIST finishing signal					

Module::emm	Regis	rister::IP_CTL			Set::1		ATTR::ctrl	Type::SR	ADDR::0x9801_2470		
Name		Bits	R/W	De	Default		Comments				
Rvd		3116	R/W -			-	-				
asic_crc_dbgo_	sel	158	R/W	/W 'h0		IP dbug page sel 1					
Rvd		7	R/W	-		1					



crc_dbgo_sel	63	R/W	'h0	IP dbug page sel 2
ip_ea_flash	2	R/W	'b0	IP ea flash
crc_clk_disable_trig	1	R/W	'b0	IP auto disable crc_clk triggle
mcu_time_1_us	0	R/W	'b0	IP mcu control

Module::emm	Regis	ister::PAD_CTL			Set::1		ATTR::ctrl	Type::SR	ADDR::0x9801_2474	
Name		Bits	R/W	efault	Comments					
Rvd		311	R/W	-		-				
tune3318		0	R/W	'b	1	Pad select 3.3v or 1.8v, 1: 3.3v 0: 1.8v				

Module::emm c	Regis	ter::CKGE	N_CTL	Set::1	ATTR::ctrl Type::SR ADDR::0x9801_2478				
Name	e Bits R/W		Default	Comments					
Rvd		3119	R/W	-					
sd30_sample_change 18 R/			R/W	'b0	0: from sd30_sample_clk_src 1: clk4M				
sd30_push_chan	17	R/W	'b0	0: from sd30_push_clk_src 1: clk4M					
crc_clk_change		16	R/W	'b0	0: from crc_clk_src 1: clk4M				
Rvd		1514	R/W	-	-				
sd30_sample_cll	k_src	13:12	R/W	'b10	00: ssc_clk 01: ssc_clk_vp0 10: ssc_clk_vp1				
Rvd		1110	R/W	-	-				
sd30_push_clk_	src	9:8	R/W	'b01	00: ssc_clk				



				01: ssc_clk_vp0 10: ssc_clk_vp1
Rvd	76	R/W	-	-
crc_clk_src	5:4	R/W	'b00	00: ssc_clk
				01: ssc_clk_vp0
				10: ssc_clk_vp1
Rvd	3	-	-	-
clk_div	20	R/W	'h0	000: div1
				001: div2
				010: div4
				011: div8

Module::emm e	Register::CPU CTRL	U_ACC_	Set::1	ATTR::nor Type::SR ADDR::0x9801_2480			
Name	Bits	R/W	Default	Comments			
Rvd	313	-					
buf_full	2	R	<u>'b0</u>	buf_full flag.			
buf_sw	4	R/W	4b0	if buf_sw set to 1, hw will load next 512bytes data in dma_buffer0/1. this register will auto-clear.			
cpu_mode	9	R/W	'b0	if cpu_mode = 1, cpu can access dma_buffer0 and dma_buffer1 data via rbus. dma_buffer0 range : 0x18012200 ~ 0x180122FF and bit[2] = 0 means data[31:0], bit[2] = 1 means data[63:32]. dma_buffer1 range : 0x18012300 ~ 0x180123FF and bit[2] = 0 means data[31:0], bit[2] = 1 means data[63:32].			

Module::emm	Regis	ster::CARD_SIG			Set::1	ATTR::ctrl	Type::SR	ADDR::0x9801_2484
Name	me Bits R/W I		De	efault	Comments			



Rvd	311	R/W	-	-
EMMC_RST_n	0	R/W	'b1	EMMC_RST_n

Module::emm c	Regist	er::CARD	_DRV		Set::1	ATTR::ctrl	Type::SR	ADDR::0x9801_2490		
Name		Bits	R/W	De	efault	Comments				
EMMC_card_driv	ve	3124	R/W	'b(0101 01	-				
EMMC_dat_n_dri	rive	23:20	R/W	'b(0000	SD_DATA PAD NMOS drive select bit[3]: NE4 bit[2]: NE3 bit[1]: NE2 bit[0]: NE5				
EMMC_dat_p_dri	rive	19:16	R/W	'b(0000	SD_DATA PAD bit[7]: PE4 bit[6]: PE3 bit[5]: PE2 bit[4]: PE5	PMOS drive sele	ect		
EMMC_cmd_n_d	lriv	15:12	R/W	'b(0000	SD_CMD PAD NMOS drive select bit[3]: NE4 bit[2]: NE3 bit[1]: NE2 bit[0]: NE5				
EMMC_cmd_p_d e	łriv	11:8	R/W	'b(0000	SD_CMD PAD P bit[7]: PE4 bit[6]: PE3 bit[5]: PE2 bit[4]: PE5	PMOS drive selec	rt		
EMMC_clk_n_dri	rive	7:4	R/W	'b0000		SD_CLK PAD N bit[3]: NE4 bit[2]: NE3 bit[1]: NE2 bit[0]: NE5	MOS drive selec	t		
EMMC_clk_p_dri	rive	3:0	R/W	'b(0000	SD_CLK PAD P	MOS drive selec	t		



		bit[7]: PE4
		bit[6]: PE3
		bit[5]: PE2
		bit[4]: PE5

Module::emm	Regis	egister::CARD_DRV1			Set::1		ATTR::ctrl	Type::SR	ADDR::0x9801_2494		
Name	Bits R/W D			D	efault	C	Comments				
Rvd	319 R/W -			-		-	-				
EMMC_sd_pup	odc	8:6	R/W	'b	001						
EMMC_card_o _en	1			'b 00	0000						

Module::emm	Register::DQ	S_CTRL1	Se	ATTR::nor_ Type::SR ADDR::0x9801_2498				
С			t:: 1	up				
Name	Bits	R/W	Default	Comments				
Rvd	318	-	-	-				
fw_set 7 R/W			'b0	1'b1: set dqs delay value by fireware, auto clear to 0.				
fw_dlyn	60	R/W	'h00	dqs delay value				

Register::DQ	S_CTRL2	Set::1	ATTR::ctrl	Type::SR	ADDR::0x9801_249c			
Bits	R/W	Default	ault Comments					
318	-		-					
7	R/W	'h0	auto calibrati	ion enable				
6		-	-					
				range selection	1.			
			000: 2 tap					
			001: 3 tap					
	R/W		010: 4 tap					
53		'h00	011: 5 tap					
			100: 6 tap					
			101: 8 tap					
			110: 6 tap					
			111: 8 tap					
			dq calibration	range selection	1.			
2.0	D/W/	'h00	000: 2 tap					
20	K/W	1100	001: 3 tap					
			010: 4 tap					
	Bits 31.8 7 6	31.8 - R/W 6 - S3 R/W	Bits R/W Default 31.8 7 R/W 'h0 6	Bits R/W Default Comments 318	Bits			



_	 			A Substatary of Realter Group
			011: 5 tap	
			100: 6 tap	
			101: 8 tap	
			110: 6 tap	
			111: 8 tap	

Module::emm	Re	Register::IP_DESC0		Set::1	ATTR::nor	Type::SR	ADDR::0x9801_24a0
Name		Bits	R/W	Default	Comments		
Desc0		310	R	'h0	Descriptor 0		

Module::emm	Register::IP_DESC1		Set::1	ATTR::nor	Type::SR	ADDR::0x9801_24a4	
Name	Name Bits R/W		Default	Comments			
Desc1	Desc1 310 R		'h0	Descriptor 1			

Module::emm	Register::IP_l	egister::IP_DESC2		ATTR::nor	Type::SR	ADDR::0x9801_24a8		
Name	Name Bits R/W		Default	Comments				
Desc2	Desc2 310 R		'h0	Descriptor 2				

Module::emm c	emm Register::IP_DESC3		Set::1	ATTR::nor	Type::SR	ADDR::0x9801_24ac
Name	Bits	R/W	Default	Comments		
Desc3	310	R	'h0	Descriptor 3		

Module::emm	Regis	Register::main2_dbg		Set::1		ATTR::ctrl	Type::SR	ADDR::0x9801_24b0	
Name	Name Bits R/W De		efault	Comments					
Rvd		313	R/W	-		-			



main2_dbg_en	2	R/W	'b0	Main2 block debug enable
main2_dbg_sel	1:0	R/W	'b000	0: NF
				1: CR
				2: PCIE0
				3: PCIE1

Module::emm	Register::tm_s	ter::tm_sensor_ctrl0			ATTR:	ctrl	Type::SR	ADDR::0x9801_24b4	
Name	Bits	R/W	De	fault	Comments				
Rvd	3129	R/W							
reg_a	280	R/W	00 11 11 00	010 0000 111 000 0000		2			

Module::emm c	Regis	ter::tm_ser	isor_ctrl1		Set::1	7	ATTR::ct	rl	Type::SR	ADDR::0x9801_24b8		
Name		Bits	R/W	Default			Comments					
Rvd		3129	R/W	-		1						
reg_chopen		28	R/W	'b	0							
reg_cal_en		27	R/W	'b	0							
reg_biasdem_sel		26	R/W	'b	1							
reg_biaschop		25	R/W	'b	0							
reg_adccksel		2422	R/W	'b	101							
reg_b		210	R/W	11 00	01101 0010 00000 00000							



Module::emm Regi	ster::tm_ser	nsor_ctrl2	2	Set::1		ATTR::ctrl	Type::SR	ADDR::0x9801_24bc	
Name	Bits	R/W	De	efault	С	Comments			
Rvd	3125	R/W	-		-	-			
reg_vbe_biassel	2423	R/W	'b	11					
reg_sdm_test_en	22	R/W	'b	0					
reg_sdm_test	21	R/W	'b	0				•	
reg_rstb	20	R/W	'b	0					
reg_resol	1918	R/W	'b	00					
reg_ppow	17	R/W	'b	1					
reg_osccursel	1615	R/W	'b	00					
reg_order3	14	R/W	'b	1		-//			
reg_opcursel	1312	R/W	'b	00		10			
reg_hold_en	11	R/W	'b	0					
reg_hold_dly	109	R/W	'b	00		•			
reg_filteredgesel	8	R/W	'b	Ò					
reg_dsr	75	R/W	'b	010					
reg_cksourcesel	4	R/W	'b	0					
reg_chopfreqsel	30	R/W	'b	0111					
Module::emm Regic	ster::tm_ser	nsor_ctrl3	3	Set::1		ATTR::ctrl	Type::SR	ADDR::0x9801_24c0	
Name	Bits	R/W	De	efault	Comments				

Module::emm	Regis	ister::tm_sensor_ctrl3		Set::1		ATTR::ctrl	Type::SR	ADDR::0x9801_24c0		
Name		Bits	R/W	Default		Comments				
Rvd		3122	R/W	-		-				
reg_offset		210	R/W	00	0100 0000 0000	-				



									Real Communications, Inc. A Subsidiary of Realtek Group
				000	000				
Module::emm c	Regis	ter::tm_ser	nsor_ctrl ²	sor_ctrl4 Set:			ATTR::ctrl	Type::SR	ADDR::0x9801_24c4
Name		Bits	R/W	Default			Comments		
Rvd		3124	R/W	-	-				
reg_r		230	R/W	000	001 100 000 000 000				
Module::emm c	Regis	ter::tm_ser	nsor_ctrl5	5	Set::1		ATTR::ctrl	Type::SR	ADDR::0x9801_24c8
Name		Bits	R/W	Def	fault	C	Comments		
Rvd		3123	R/W				10		
reg_s		220	R/W	000 000	10 000 000 000				

Module::emm c Regis	egister::tm_sensor_status			Set::1	ATTR::nor	Type::SR	ADDR::0x9801_24cc
Name	Bits	R/W	Def	fault	Comments		
Rvd	3119	-	-		-		
ct_out	180	R	i				

Module::emm c Register::tm_sensor_status 2	Set::1	ATTR::nor	Type::SR	ADDR::0x9801_24d0
--	--------	-----------	----------	-------------------



Name	Bits	R/W	Default	Comments
Rvd	3122	-	-	-
u_out	210	R	-	

Module::emm	Re	gister:: swo	c_sel	Set::1	ATTR::ctrl	Type::SR	ADDR::0x9801_24d4
Name		Bits	R/W	Default	Comments		
Rvd		311	-	-	-		
swc_sel		0	R/W	ʻh0			

Module::emm Register:: dss_c30_7t_ctrl	Set::1	l AT	TR::ctrl	Type::SR	ADDR::0x9801_24dc	
Name	Bits	R/W	Default	Comments		
Rvd	3128	-	-			
c30_data_in	278	R/W	b 0	Input data for spe	ed comparison	
Rvd	76		-			
c30_speed_en	5	R/W	'b0	Speed sensor enable 0: disable 1: enable		
c30_wire_sel	4	R/W	'b0	Wire selection 0 : long wire/delay cell/clock buffer 1 : short wire		
c30_ro_sel	31	R/W	'b0	Ring Oscillator selection 000: select dss_clk (for test mode) 001: select 1st ring oscillator 010: select 2nd ring oscillator 011: select 3rd ring oscillator 100: select 4th ring oscillator 101: select multi-library ring oscillator Others: not used		
c30_dss_rst_n	0	R/W	'b0	Reset signal of Speed-Sensor (low active) (Software control reset)		

Module::emm c	Register:: dss_c30_7t_status	Set::	1 A	TTR::nor	Type::SR	ADDR::0x9801_24e0	
Name		Bits R/W Default		Comments			
Rvd	Rvd 31		-	-			
c30_count_out		234	R	-	Counter value indicates the speed of selected ring oscillator Cycle time = (count_out*dss_clk period)/ 16384		



Rvd	32	-	-	
c30_wsort_go	1	R	-	measured speed slower than expected. measured speed faster than expected.
c30_ready	0	R	-	Ready strobe to read count_out value

Module::emm c	Register:: dss_c30_7t_deb g	u Set::1	I AT	TR::nor	Type::SR	ADDR::0x9801_24e4
Name		Bits	R/W	Default	Comments	
Rvd		3116	-	-		
c30_dbgo		150	R	-	Debug signal	

Module::emm c Register:: dss_c35_7t_ctrl	Set::1	I AT	TR::ctrl	Type::SR ADDR):0x9801_24e8	
Name	Bits	R/W	Default	Comments	
Rvd	3128	-	-		
c35_data_in	278	R/W	'b0	Input data for speed comparison	
Rvd	76	-	-		
c35_speed_en	5	R/W	'b0	Speed sensor enable 0: disable 1: enable	
c35_wire_sel	4	R/W	'b0	Wire selection 0 : long wire/delay cell/clock buffer 1 : short wire	
c35_ro_sel	31	R/W	,p0	Ring Oscillator selection 000: select dss_clk (for test mode) 001: select 1st ring oscillator 010: select 2nd ring oscillator 011: select 3rd ring oscillator 100: select 4th ring oscillator 101: select multi-library ring oscillator Others: not used	
c35_dss_rst_n	0	R/W	'b0	Reset signal of Speed-Sensor (low active) (Software control reset)	

Module::emm c	Register:: dss_c35_7t_status	Set::	I AT	TR::nor	Type::SR	ADDR::0x9801_24ec
Name Bits		Bits	R/W	Default	Comments	
Rvd		3124	-	=		
c35_count_o	ut	234	R	-	Counter value indicates the speed of selected ring oscillator Cycle time = (count_out*dss_clk period)/ 16384	
Rvd		32	-	=		
c35_wsort_g	0	1	R	-	0: measured speed slower than expected.1: measured speed faster than expected.	
c35_ready		0	R	-	Ready strobe to read count_out value	



Module::emm c	Register:: dss_c35_7t_deb	Set::1	l AT	TR::nor	Type::SR	ADDR::0x9801_24f0
Name		Bits	R/W	Default	Comments	
Rvd		3116	-	-		
c35_dbgo		150	R	-	Debug signal	

Module::emm c Register:: dss_c40_7t_ctrl	Set::1	AT	TR::ctrl	Type::SR	ADDR::0x9801_24f4
Name	Bits	R/W	Default	Comments	
Rvd	3128	ı	-		
c40_data_in	278	R/W	'b0	Input data for speed comparison	
Rvd	76	-	-		
c40_speed_en	5	R/W	'b0	Speed sensor enable 0: disable 1: enable	
c40_wire_sel	4	R/W	'b0	Wire selection 0 : long wire/delay cell/clock buffer 1 : short wire	
c40_ro_sel	31	R/W	, p0	Ring Oscillator selection 000: select dss_clk (for test mode) 001: select 1st ring oscillator 010: select 2nd ring oscillator 011: select 3rd ring oscillator 100: select 4th ring oscillator 101: select multi-library ring oscillator Others: not used	
c40_dss_rst_n	0	R/W	'b0	Reset signal of Sp (Software contro	peed-Sensor (low active) ol reset)

Module::emm c Register:: dss_c40_7t_status	Set::1	AT	TR::nor	Type::SR ADDR::0x9801_24f8	
Name	Bits	R/W	Default	Comments	
Rvd	3124	-	-		
c40_count_out	234	R	-	Counter value indicates the speed of selected ring oscillator Cycle time = (count_out*dss_clk period)/ 16384	
Rvd	32	-	-		
c40_wsort_go	1	R	-	0: measured speed slower than expected.1: measured speed faster than expected.	
c40_ready	0	R	-	Ready strobe to read count_out value	

Module::emm c	Register:: dss_c40_7t_deb	Set::1	l AT	TR::nor	Type::SR	ADDR::0x9801_24fc
Name		Bits	R/W	Default	Comments	
Rvd		3116	-	-		



				Debug signal
c40_dbgo	150	R	-	





PadFunction and PadMux Control Register Register Summary

Physical Address	Name	R/W	Description
0x9801_2600	main2_muxpad0	R/W	pad mux Register 0
0x9801_2604	mian2_muxpad1	R/W	pad mux Register 1
0x9801_2608	main2_pfunc_nf0	R/W	pad function nf0
0x9801_260C	main2_pfunc_nf1	R/W	pad function nf1
0x9801_2610	main2_pfunc_cr	R/W	pad function cr
0x9801_2614	main2_pfunc_sdio	R/W	pad function sdio
0x9801_2618	main2_pfunc_nf2	R/W	pad function emmc
0x9801_261C	main2_muxpad2	R/W	pad mux Register 2
0x9801_2620	main2_pdrive_nf0	R/W	Pad driving for NF/EMMC
0x9801_2624	main2_pdrive_nf1	R/W	Pad driving for NF/EMMC
0x9801_2628	main2_pdrive_nf2	R/W	Pad driving for NF/EMMC
0x9801_262C	main2_pdrive_nf3	R/W	Pad driving for NF/EMMC
0x9801_2630	main2_pdrive_nf4	R/W	Pad driving for NF/EMMC
0x9801_2634	main2_pdrive_cr0	R/W	Pad driving for CR
0x9801_2638	main2_pdrive_cr1	R/W	Pad driving for CR
0x9801_263C	main2_pdrive_sdio0		Pad driving for SDIO
0x9801_2640	main2_pdrive_sdio1	R/W	Pad driving for SDIO
~0x9801_27FF	Reserved	-	-

NF/CR pin mux plan									
NAND flash pin	EMMC card pin	SDIO pin							
MMC_CMD		SDIO_CMD							
MMC_CLK		SDIO_CLK							
MMC_WP		X							
MMC_CD		X							
MMC_DAT[0]		SDIO_DATA[0]							
MMC_DAT[1]		SDIO_DATA[1]							
MMC_DAT[2]		SDIO_DATA[2]							
MMC_DAT[3]		SDIO_DATA[3]							
NF_CLE	EMMC_CLK								
NF_ALE	X								
NF_RD_N	EMMC_CMD								
NF_WR_N	X								
NF_RDY	EMMC_RST_N								
NF_DD[7]	EMMC_DATA[7]								
NF_DD[6]	EMMC_DATA[6]								
NF_DD[5]	EMMC_DATA[5]								
NF_DD[4]	EMMC_DATA[4]								
NF_DD[3]	EMMC_DATA[3]								
NF_DD[2]	EMMC_DATA[2]								
NF_DD[1]	EMMC_DATA[1]								
NF_DD[0]	EMMC_DATA[0]								
X	EMMC_DD_SB								
NF_CE_N[1]	X								



NF_CE_N[0]

SDIO pin mux plan						
NAND flash pin						
SDIO_CMD						
SDIO_CLK						
SDIO_DATA[0]						
SDIO_DATA[1]						
SDIO_DATA[2]						
SDIO_DATA[3]						
SDIO_DATA[4]						
SDIO_DATA[5]						
SDIO_DATA[6]						
SDIO_DATA[7]						

Module::emmc	Register::n	nuxpad0	Set::1	ATTR::ctrl	ATTR::ctrl Type::SR ADDR::0x9801_2600			
Name	Bits	R/W	Default	Comments	Comments			
nf_dd_7	3130	R/W	'b01	01 : Mux to 10 : Mux to 11 : Mux to	00: Mux to gpio[69]/main2_gpio[5] 01: Mux to NAND flash I/F. 10: Mux to eMMC DATA[7] 11: Mux to AVCPU EJ_TCLK (location 2) Others: Revised			
nf_dd_6	2928	R/W	'b01	01 : Mux to 10 : Mux to	NAND flas eMMC DA AVCPU EJ			
nf_dd_5	2726	R/W	10d	00: Mux to gpio[71]/main2_gpio[7] 01: Mux to NAND flash I/F. 10: Mux to eMMC DATA[5] 11: Mux to AVCPU EJ_RST_N (location 2) Others: Revised				
nf_dd_4	25,.24	R/W	'b01	00 : Mux to gpio[72]/main2_gpio[8] 01 : Mux to NAND flash I/F. 10 : Mux to eMMC DATA[4] 11 : Mux to HIF_EN (location 2) Others : Revised				
nf_dd_3	2322	R/W	'b01	00 : Mux to gpio[73]/main2_gpio[9] 01 : Mux to NAND flash I/F. 10 : Mux to eMMC DATA[3] Others : Revised				
nf_dd_2	2120	R/W	'b01	00 : Mux to gpio[74]/main2_gpio[10] 01 : Mux to NAND flash I/F. 10 : Mux to eMMC DATA[2] Others : Revised				
nf_dd_1	1918	R/W	'b01	01 : Mux to	gpio[75]/ma NAND flas eMMC DA			



				Others: Revised	A Subsidiary of Realtek Group
nf_dd_0	1716	R/W	'b01	00 : Mux to gpio[76]/main2_gpio[12] 01 : Mux to NAND flash I/F. 10 : Mux to eMMC DATA[0] Others : Revised	
nf_ce_n_1	1514	R/W	'b01	00 : Mux to gpio[79]/main2_gpio[15] 01 : Mux to NAND flash I/F. Others : Revised	
nf_ce_n_0	1312	R/W	'b01	00 : Mux to gpio[78]/main2_gpio[14] 01 : Mux to NAND flash I/F 10 : N/A Others : Revised	
nf_cle	1110	R/W	'b01	00: Mux to gpio[64]/main2_gpio[0] 01: Mux to NAND flash I/F. 10: Mux to EMMC CLK (location1) 11: Mux to HIF_DATA (location 2) Others: Revised	
nf_ale	98	R/W	'b01	00: Mux to gpio[65]/main2_gpio[1] 01: Mux to NAND flash I/F. 10: Mux to EMMC CD 11: Mux to HIF_RDY (location 2) Others: Revised	•
nf_wr_n	76	R/W	'b01	00: Mux to gpio[67]/main2_gpio[3] 01: Mux to NAND flash I/F. 10: Mux to F.MMC write protect 11: Mux to HIF_CLK (location 2) Others: Revised	
nf_rd_n	54	R/W	'b01	00: Mux to gpio[66]/main2_gpio[2] 01: Mux to NAND flash I/F. 10: Mux to EMMC CMD 11: Mux to AVCPU EJ_TDI (location Others: Revised	2)
nf_rdy	32	R/W	'b01	00: Mux to gpio[68]/main2_gpio[4] 01: Mux to NAND flash I/F. 10: Mux to EMMC RST N 11: Mux to AVCPU EJ_TDO (locatio Others: Revised	n 2)
nf_dqs	10	R/W	'b01	00 : Mux to gpio[77]/main2_gpio[13] 01 : Mux to NAND flash I/F. 10 : N/A 11 : N/A Others : Revised	

Module::emmc	Register::muxpad1		Set::1	ATTR::ctrl	Type::SR	ADDR::0x9801_2604	
Name	Bits	R/W	Default	Comments			
mmc_data_3	3130	R/W	'b01	01 : Mux to 10: Mux to	SD card I/F SDIO I/F (so SCPU EJTA	ain2_gpio[24] '(mmc_data[3]) dio_data[3]) AG I/F (ej_tclk location2)	



mmc_data_2	2928	R/W	'b01	O0: Mux to gpio[87]/main2_gpio[23] O1: Mux to SD card I/F (mmc_data[2]) 10: Mux to SDIO I/F (sdio_data[2]) Others: Revised
mmc_data_1	2726	R/W	'b01	00 : Mux to gpio[86]/main2_gpio[22] 01 : Mux to SD card I/F (mmc_data[1]) 10: Mux to SDIO I/F (sdio_data[1]) Others : Revised
mmc_data_0	2524	R/W	'b01	00 : Mux to gpio[85]/main2_gpio[21] 01 : Mux to SD card I/F (mmc_data[0]) 10: Mux to SDIO I/F (sdio_data[0]) 11 : Mux to SCPU EJTAG I/F (ej_rst_n location 2) Others : Revised
mmc_cd	2322	R/W	'b00	00 : Mux to gpio[84]/main2_gpio[20] 01 : Mux to SD card I/F (sd_card_detect) Others : Revised
mmc_wp	2120	R/W	'b00	00 : Mux to gpio[83]/main2_gpio[19] 01 : Mux to SD card I/F (sd_write_protect) 11 : Mux to SCPU EJTAG I/F (ej_tdi location 2) Others : Revised
mmc_clk	1918	R/W	'b01	00 : Mux to gpio[82]/main2_gpio[18] 01 : Mux to SD card I/F (sd_clk) 10: Mux to SDIO I/F (sdio_clk) 11 : Mux to SCPU EJTAG I/F (ej_tdo location 2) Others : Revised
mmc_cmd	1716	R/W	'b01	00 : Mux to gpio[81]/main2_gpio[17] 01 : Mux to SD card I/F (sd_cmd) 10: Mux to SDIO I/F (sdio_cmd) 11 : Mux to SCPU EJTAG I/F (ej_tms location 2) Others : Revised
Rvd	1514	-	-	-
emmc_dd_sb	1312	R/W	'b00	00 : Mux to gpio[80]/main2_gpio[16] 01 : N/A 10 : Mux to EMMC Data Strobe (DI) 11 : N/A Others : Revised
sdio_data_3	1110	R/W	'b01	00 : Mux to gpio[94]/main2_gpio[30] 01 : Mux to SDIO I/F (sdio_data[3]) 10 : N/A 11 : N/A Others : Revised
sdio_data_2	98	R/W	'b01	00 : Mux to gpio[93]/main2_gpio[29] 01 : Mux to SDIO I/F (sdio_data[2]) 10 : N/A 11 : N/A Others : Revised
sdio_data_1	76	R/W	'b01	00 : Mux to gpio[92]/main2_gpio[28] 01 : Mux to SDIO I/F (sdio_data[1]) 10 : N/A 11 : N/A Others : Revised



					A Substitutify of Reutler Group
sdio_data_0	54	R/W	'b01	00 : Mux to gpio[91]/main2_gpio[27]	
				01 : Mux to SDIO I/F (sdio_data[0])	
				10 : N/A	
				11 : N/A	
				Others: Revised	
sdio_clk	32	R/W	'b01	00 : Mux to gpio[90]/main2_gpio[26]	
				01 : Mux to SD card I/F (sdio_clk)	
				10 : N/A	
				11 : N/A	
				Others: Revised	
sdio_cmd	10	R/W	'b01	00 : Mux to gpio[89]/main2_gpio[25]	
				01 : Mux to SDIO I/F (sdio_cmd)	
				10 : N/A	
				11 : N/A	
				Others: Revised	

NAND Flash pad function selection

Module::emmc	Register:	:pfunc_nf0	Set::1	ATTR::etrl Type::SR ADDR::0x9801_2608		
Name	Bits	R/W	Default	Comments		
nf_cle_smt	31	R/W	'b0	NF_CLE pad Schmitt-trigger enable. 1'b0: Disable, 1'b1: Enable		
Rvd	30	-	-	-		
nf_cle_pud_en	29	R/W	b 0	NF_CLE pad pull-up /pull-down function enable. 1'b0: Disable, 1'b1: Enable		
nf_cle_pud_sel	28	R/W	,p0	NF_CLE pad pull-up /pull-down function selection. 1'b0: Pull-down, 1'b1: Pull-up		
nf_wr_n _smt	27	R/W	'b0	NF_WR_N pad Schmitt-trigger enable. 1'b0: Disable, 1'b1: Enable		
Rvd	26	7 -	-	-		
nf_wr_n _pud_en	25	R/W	'b1	NF_WR_N pad pull-up /pull-down function enable. 1'b0: Disable, 1'b1: Enable		
nf_wr_n _pud_sel	24	R/W	'b1	NF_WR_N pad pull-up /pull-down function selection. 1'b0: Pull-down, 1'b1: Pull-up		
nf_rd_n _smt	23	R/W	'b0	NF_RD_N pad Schmitt-trigger enable. 1'b0 : Disable , 1'b1 : Enable		
Rvd	22	-	-	-		
nf_rd_n _pud_en	21	R/W	ʻb1	NF_RD_N pad pull-up /pull-down function enable. 1'b0: Disable, 1'b1: Enable		
nf_rd_n_pud_sel	20	R/W	ʻb1	NF_RD_N pad pull-up /pull-down function selection. 1'b0: Pull-down, 1'b1: Pull-up		
nf_rdy _smt	19	R/W	'b0	NF_RDY pad Schmitt-trigger enable. 1'b0: Disable, 1'b1: Enable		



D 1	1.0	_	_	A Subsidiary of Realtek Group
Rvd	18			
nf_rdy _pud_en	17	R/W	ʻb1	NF_RDY pad pull-up /pull-down function enable. 1'b0 : Disable , 1'b1 : Enable
nf_rdy_pud_sel	16	R/W	'b1	NF_RDY pad pull-up /pull-down function selection. 1'b0: Pull-down, 1'b1: Pull-up
nf_ce_n_1_smt	15	R/W	'b0	NF_CE_N_1 pad Schmitt-trigger enable. 1'b0: Disable, 1'b1: Enable
Rvd	14	-	-	-
nf_ce_n_1_pud_e n	13	R/W	ʻb1	NF_CE_N_1 pad pull-up /pull-down function enable. 1'b0: Disable, 1'b1: Enable
nf_ce_n_1_pud_s el	12	R/W	ʻb1	NF_CE_N_1 pad pull-up /pull-down function selection. 1'b0: Pull-down, 1'b1: Pull-up
nf_ce_n_0_smt	11	R/W	'b0	NF_CE_N_0 pad Schmitt-trigger enable. 1'b0: Disable, 1'b1: Enable
Rvd	10	-	-	-
nf_ce_n_0_pud_e n	9	R/W	ʻb1	NF_CE_N_0 pad pull-up /pull-down function enable. 1'b0: Disable, 1'b1: Enable
nf_ce_n_0_pud_s el	8	R/W	ʻb1	NF_CE_N_0 pad pull-up/pull-down function selection. 1'b0: Pull-down, 1'b1: Pull-up
nf_ale_smt	7	R/W	'b0	NF ALE pad Schmitt-trigger enable. 1'b0 : Disable, 1'b1 : Enable
Rvd	6	-	-	-
nf_ale_pud_en	5	R/W	,p0	NF_ALE pad pull-up /pull-down function enable. 1 b0: Disable, 1 b1: Enable
nf_ale_pud_sel	4	R/W	'b0	NF_ALE pad pull-up /pull-down function selection. 1'b0: Pull-down, 1'b1: Pull-up
nf_dqs_smt	3	R/W	'b0	NF_DQS pad Schmitt-trigger enable. 1'b0 : Disable , 1'b1 : Enable
Rvd	2	-	-	-
nf_dqs_pud_en	1	R/W	'b0	NF_DQS pad pull-up /pull-down function enable. 1'b0 : Disable , 1'b1 : Enable
nf_dqs_pud_sel	0	R/W	'b0	NF_DQS pad pull-up /pull-down function selection. 1'b0: Pull-down, 1'b1: Pull-up

Module::emmc	Register:	:pfunc_nf1	Set::1	ATTR::ctrl Type::SR ADDR::0x9801_2		ADDR::0x9801_260C
Name	Bits	R/W	Default	Comments		
nf_dd_7_smt	31	R/W	'b0	NF_DD_7 pad Schmitt-trigger enable. 1'b0 : Disable , 1'b1 : Enable		
Rvd	30	-	-	-		
nf_dd_7_pud_en	29	R/W	ʻb1	NF_DD_7 pad pull-up /pull-down function enable. 1'b0: Disable, 1'b1: Enable		
nf_dd_7_pud_sel	28	R/W	ʻb1	NF_DD_7 p selection.	ad pull-up /p	oull-down function



		T		A Substituty of Rediter Group
				1'b0 : Pull-down , 1'b1 : Pull-up
nf_dd_6_smt	27	R/W	'b0	NF_DD_6 pad Schmitt-trigger enable. 1'b0 : Disable , 1'b1 : Enable
Rvd	26	-	-	-
nf_dd_6_pud_en	25	R/W	'b1	NF_DD_6 pad pull-up /pull-down function enable. 1'b0: Disable, 1'b1: Enable
nf_dd_6_pud_sel	24	R/W	ʻb1	NF_DD_6 pad pull-up /pull-down function selection. 1'b0: Pull-down, 1'b1: Pull-up
nf_dd_5_smt	23	R/W	'b0	NF_DD_5 pad Schmitt-trigger enable. 1'b0: Disable, 1'b1: Enable
Rvd	22	-	-	-
nf_dd_5_pud_en	21	R/W	'b1	NF_DD_5 pad pull-up /pull-down function enable. 1'b0: Disable, 1'b1: Enable
nf_dd_5_pud_sel	20	R/W	ʻb1	NF_DD_5 pad pull-up /pull-down function selection. 1'b0: Pull-down, 1'b1: Pull-up
nf_dd_4_smt	19	R/W	'b0	NF_DD_4 pad Schmitt-trigger enable. 1'b0: Disable, 1'b1: Enable
Rvd	18	-	-	-
nf_dd_4_pud_en	17	R/W	'b1	NF_DD_4 pad pull-up /pull-down function enable. 1'b0: Disable, 1'b1: Enable
nf_dd_4_pud_sel	16	R/W	'b1	NF_DD_4 pad pull-up /pull-down function selection. 1'b0: Pull-down, 1'b1: Pull-up
nf_dd_3_smt	15	R/W	'b0	NF_DD_3 pad Schmitt-trigger enable. 1'b0: Disable, 1'b1: Enable
Rvd	14	-		-
nf_dd_3_pud_en	13	R/W	'b1	NF_DD_3 pad pull-up /pull-down function enable. 1'b0: Disable, 1'b1: Enable
nf_dd_3_pud_sel	12	R/W	61	NF_DD_3 pad pull-up /pull-down function selection. 1'b0: Pull-down, 1'b1: Pull-up
nf_dd_2_smt	11	R/W	'b0	NF_DD_2 pad Schmitt-trigger enable. 1'b0 : Disable , 1'b1 : Enable
Rvd	10	-	-	-
nf_dd_2_pud_en	9	R/W	ʻb1	NF_DD_2 pad pull-up /pull-down function enable. 1'b0: Disable, 1'b1: Enable
nf_dd_2_pud_sel	8	R/W	ʻb1	NF_DD_2 pad pull-up /pull-down function selection. 1'b0: Pull-down, 1'b1: Pull-up
nf_dd_1_smt	7	R/W	'b0	NF_DD_1 pad Schmitt-trigger enable. 1'b0: Disable, 1'b1: Enable
Rvd	6	-	-	-
nf_dd_1_pud_en	5	R/W	'b1	NF_DD_1 pad pull-up /pull-down function enable. 1'b0: Disable, 1'b1: Enable (Kylin ECOB fix)
nf_dd_1_pud_sel	4	R/W	ʻb1	NF_DD_1 pad pull-up /pull-down function selection. 1'b0: Pull-down, 1'b1: Pull-up (Kylin ECOB fix)
nf_dd_0_smt	3	R/W	'b0	NF_DD_0 pad Schmitt-trigger enable. 1'b0: Disable, 1'b1: Enable



Rvd	2	-	-	
nf_dd_0_pud_en	1	R/W	ʻb1	NF_DD_0 pad pull-up /pull-down function enable. 1'b0: Disable, 1'b1: Enable
nf_dd_0_pud_sel	0	R/W	'b1	NF_DD_0 pad pull-up /pull-down function selection. 1'b0: Pull-down, 1'b1: Pull-up

Module::emmc	Register:	:pfunc_cr	Set::1	ATTR::ctrl Type::SR ADDR::0x9801_2610
Name	Bits	R/W	Default	Comments
mmc_data_3_smt	31	R/W	'b0	MMC_DATA3 pad Schmitt-trigger enable. 1'b0: Disable, 1'b1: Enable
Rvd	30	-	-	-
mmc_data_3_pud _en	29	R/W	'b1	MMC_DATA3 pad pull-up /pull-down function enable. 1'b0: Disable, 1'b1: Enable
mmc_data_3_pud _sel	28	R/W	'b0	MMC_DATA3 pad pull-up /pull-down function selection. 1'b0: Pull-down, 1'b1: Pull-up
mmc_data_2_smt	27	R/W	'b0	MMC_DATA2 pad Schmitt-trigger enable. 1'b0: Disable, 1'b1: Enable
Rvd	26	-	-	
mmc_data_2_pud _en	25	R/W	'b1	MMC_DATA2 pad pull-up /pull-down function enable. 1'b0: Disable, 1'b1: Enable
mmc_data_2_pud _sel	24	R/W	'b0	MMC_DATA2 pad pull-up /pull-down function selection. 1'b0: Pull-down, 1'b1: Pull-up
mmc_data_1_smt	23	R/W	'b0	MMC_DATA1 pad Schmitt-trigger enable. 1'b0: Disable, 1'b1: Enable
Rvd	22	-		<i></i>
mmc_data_1_pud _en	21	R/W	'b1	MMC_DATA1 pad pull-up /pull-down function enable. 1'b0: Disable, 1'b1: Enable
mmc_data_1_pud _sel	20	R/W	'b0	MMC_DATA1 pad pull-up /pull-down function selection. 1'b0: Pull-down, 1'b1: Pull-up
mmc_data_0_smt	19	R/W	'b0	MMC_DATA0 pad Schmitt-trigger enable. 1'b0: Disable, 1'b1: Enable
Rvd	18	-	-	-
mmc_data_0_pud _en	17	R/W	ʻb1	MMC_DATA0 pad pull-up /pull-down function enable. 1'b0: Disable, 1'b1: Enable
mmc_data_0_pud _sel	16	R/W	'b0	MMC_DATA0 pad pull-up /pull-down function selection. 1'b0: Pull-down, 1'b1: Pull-up
mmc_cd_smt	15	R/W	'b0	MMC_CD pad Schmitt-trigger enable. 1'b0: Disable, 1'b1: Enable
mmc_cd_e2	14	R/W	'b0	MMC_CD pad driven current selection. 1'b0: 4mA, 1'b1: 8mA
mmc_cd_pud_en	13	R/W	ʻb1	MMC_CD pad pull-up /pull-down function enable. 1'b0: Disable, 1'b1: Enable



				A Subsidiary of Realtek Group
mmc_cd_pud_sel	12	R/W	'b1	MMC_CD pad pull-up /pull-down function selection.
				1'b0: Pull-down, 1'b1: Pull-up
mmc_wp_smt	11	R/W	'b0	MMC_WP pad Schmitt-trigger enable.
				1'b0 : Disable, 1'b1 : Enable
mmc_wp_e2	10	R/W	'b0	MMC_WP pad driven current selection.
	10			1'b0: 4mA, 1'b1: 8mA
mmc wp pud en	9	R/W	'b1	MMC_WP pad pull-up /pull-down function enable.
mme_wp_paa_em				1'b0 : Disable, 1'b1 : Enable
mmc_wp_pud_sel	8	R/W	'b1	MMC_WP pad pull-up /pull-down function
mme_wp_paa_ser				selection.
				1'b0 : Pull-down, 1'b1 : Pull-up
mmc clk smt	7	R/W	'b0	MMC_CLK pad Schmitt-trigger enable.
mme_enc_sm	,			1'b0 : Disable , 1'b1 : Enable
Rvd	6	-	-	-
	5	R/W	'b1	MMC_CLK pad pull-up /pull-down function enable.
mmc_clk_pud_en	3	20	01	1'b0: Disable, 1'b1: Enable
mma alle mud sal	4	R/W	'b0	MMC_CLK pad pull-up /pull-down function
mmc_clk_pud_sel	4			selection.
				1'b0 : Pull-down , 1'b1 : Pull-up
mmc emd smt	3	R/W	'b0	MMC_CMD pad Schmitt-trigger enable.
mmc_cmd_smc	3			1'b0 : Disable , 1'b1 : Enable
Rvd	2	-	-	-
	_	R/W	41 <u>.</u> 1	MMC CMD and sull up /sull down for stign angles
mmc_cmd_pud_e	1	IX/ VV	'b1	MMC_CMD pad pull-up /pull-down function enable.
n				1'b0 : Disable 1'b1 : Enable
mmc_cmd_pud_se	0	R/W	'b0	MMC_CMD pad pull-up /pull-down function
1			•	selection.
•				1'b0: Pull-down, 1'b1: Pull-up

Module::emmc l	Register::p	func_sdio	Set::1	ATTR::ctrl Type::SR ADDR::0x9801_2614
Name	Bits	R/W	Default	Comments
sdio_data_3_smt	31	R/W	'b0	SDIO_DATA3 pad Schmitt-trigger enable. 1'b0 : Disable , 1'b1 : Enable
Rvd	30	-	-	-
sdio_data_3_pud_ en	29	R/W	ʻb1	SDIO_DATA3 pad pull-up /pull-down function enable. 1'b0: Disable, 1'b1: Enable
sdio_data_3_pud_ sel	28	R/W	'b1	SDIO_DATA3 pad pull-up /pull-down function selection. 1'b0: Pull-down, 1'b1: Pull-up
sdio_data_2_smt	27	R/W	'b0	SDIO_DATA2 pad Schmitt-trigger enable. 1'b0: Disable, 1'b1: Enable
Rvd	26	-	-	-
sdio_data_2_pud_ en	25	R/W	'b1	SDIO_DATA2 pad pull-up /pull-down function enable. 1'b0 : Disable , 1'b1 : Enable
sdio_data_2_pud_ sel	24	R/W	ʻb1	SDIO_DATA2 pad pull-up /pull-down function selection. 1'b0: Pull-down, 1'b1: Pull-up
sdio_data_1_smt	23	R/W	'b0	SDIO_DATA1 pad Schmitt-trigger enable. 1'b0: Disable, 1'b1: Enable
Rvd	22	-	-	-



				A Subsidiary of Realtek Group
sdio_data_1_pud_ en	21	R/W	ʻb1	SDIO_DATA1 pad pull-up /pull-down function enable. 1'b0: Disable, 1'b1: Enable
sdio_data_1_pud_ sel	20	R/W	ʻb1	SDIO_DATA1 pad pull-up /pull-down function selection. 1'b0: Pull-down, 1'b1: Pull-up
sdio_data_0_smt	19	R/W	'b0	SDIO_DATA0 pad Schmitt-trigger enable. 1'b0: Disable, 1'b1: Enable
Rvd	18	-	-	-
sdio_data_0_pud_ en	17	R/W	ʻb1	SDIO_DATA0 pad pull-up /pull-down function enable. 1'b0 : Disable , 1'b1 : Enable
sdio_data_0_pud_ sel	16	R/W	ʻb1	SDIO_DATA0 pad pull-up /pull-down function selection. 1'b0: Pull-down, 1'b1: Pull-up
Rvd	158	-	_	-
sdio_clk_smt	7	R/W	'b0	SDIO_CLK pad Schmitt-trigger enable. 1'b0 : Disable , 1'b1 : Enable
Rvd	6	-	-	-
sdio_clk_pud_en	5	R/W	ʻb1	SDIO_CLK pad pull-up /pull-down function enable. 1'b0: Disable, 1'b1: Enable
sdio_clk_pud_sel	4	R/W	'b0	SDIO_CLK pad pull-up /pull-down function selection. 1'b0: Pull-down, 1'b1: Pull-up
sdio_cmd_smt	3	R/W	'b0	SDIO_CMD pad Schmitt-trigger enable. 1'b0: Disable, 1'b1: Enable
Rvd	2	-	-	
sdio_cmd_pud_en	1	R/W	'b1	SDIO_CMD pad pull-up /pull-down function enable. 1'b0: Disable, 1'b1: Enable
sdio_cmd_pud_sel	0	R/W	'b1	SDIO_CMD pad pull-up /pull-down function selection. 1'b0: Pull-down, 1'b1: Pull-up

Module::emmc	Register:	:pfunc_nf2	Set::1	ATTR::ctrl	Type::SR	ADDR::0x9801_2618
Name	Bits	R/W	Default	Comments		
Rvd	3128	-	-	-		
prob_3_smt	27	R/W	'b0	PROB_3 pad S 1'b0 : Disable		
prob_3_e2	26	R/W	'b0	PROB_3 pad of 1'b0 : 4mA , 1		at selection.
prob_3_pud_en	25	R/W	ʻb1	PROB_3 pad p 1'b0 : Disable		-down function enable. ble
prob_3_pud_sel	24	R/W	ʻb1	selection.		ll-down function
		R/W	'b0	1'b0 : Pull-dov PROB_2 pad S		<u> </u>
prob_2_smt	23	K/W	00	1'b0 : Disable		
prob_2_e2	22	R/W	'b0	PROB_2 pad of 1'b0 : 4mA, 1		at selection.
prob_2_pud_en	21	R/W	ʻb1	PROB_2 pad p 1'b0 : Disable		-down function enable. ble



				A Subsidiary of Realtek Group
prob_2_pud_sel	20	R/W	'b1	PROB_2 pad pull-up /pull-down function
proo_2_paa_ser	20			selection.
				1'b0: Pull-down, 1'b1: Pull-up
1 1	10	R/W	'b0	PROB_1 pad Schmitt-trigger enable.
prob_1_smt	19	IV/ VV		
		D /111	(1.0	1'b0 : Disable , 1'b1 : Enable
prob_1_e2	18	R/W	'b0	PROB_1 pad driven current selection.
•				1'b0: 4mA, 1'b1: 8mA
prob_1_pud_en	17	R/W	'b0	PROB_1 pad pull-up /pull-down function enable.
prob_1_pud_cn	17			1'b0 : Disable , 1'b1 : Enable
1 1 1 1	1.6	R/W	'b0	PROB_1 pad pull-up /pull-down function
prob_1_pud_sel	16	10 11		selection.
				1'b0: Pull-down, 1'b1: Pull-up
prob_0_smt	15	R/W	'b0	PROB_0 pad Schmitt-trigger enable.
F				1'b0 : Disable , 1'b1 : Enable
prob_0_e2	14	R/W	'b0	PROB_0 pad driven current selection.
prob_0_e2	14			1'b0 : 4mA , 1'b1 : 8mA
		R/W	'b0	
prob_0_pud_en	13	K/ W	ВО	PROB_0 pad pull-up /pull-down function enable.
				1'b0 : Disable , 1'b1 : Enable
prob_0_pud_sel	12	R/W	'b0	PROB_0 pad pull-up /pull-down function
F				selection.
				1'b0: Pull-down, 1'b1: Pull-up
. 11 1	1.1	R/W	'b0	PCIE_CLKREQ_1 pad Schmitt-trigger enable.
pcie_clkreq_1_smt	11	IX/ VV	00	
		D /111	(1.0	1'b0 : Disable , 1'b1 : Enable
pcie_clkreq_1_e2	10	R/W	'b0	PCIE_CLKREQ_1 pad driven current selection.
·				1'b0: 4mA, 1'b1: 8mA
pcie_clkreq_1_pu	9	R/W	'b1	PCIE_CLKREQ_1 pad pull-up /pull-down function
				enable.
d_en				1'b0: Disable, 1'b1: Enable
		R/W	'b1	PCIE_CLKREQ_1 pad pull-up /pull-down
pcie_clkreq_1_pu	8	IX/ VV	UI	function selection.
d_sel				
		,		1'b0: Pull-down, 1'b1: Pull-up
pcie_clkreq_0_smt	7	R/W	'b0	PCIE_CLKREQ_0 pad Schmitt-trigger enable.
pere_emiteq_o_sim	,			1'b0 : Disable , 1'b1 : Enable
		R/W	'b0	PCIE_CLKREQ_0 pad driven current selection.
pcie_clkreq_0_e2	6			1'b0 : 4mA , 1'b1 : 8mA
		R/W	'h 1	PCIE_CLKREQ_0 pad pull-up /pull-down function
pcie_clkreq_0_pu	5	IV/ VV	'b1	
d_en				enable.
				1'b0 : Disable , 1'b1 : Enable
pcie_clkreq_0_pu	4	R/W	'b1	PCIE_CLKREQ_0 pad pull-up /pull-down
d_sel				function selection.
u_561				1'b0 : Pull-down, 1'b1 : Pull-up
		R/W	'b0	EMMC_DD_SB pad Schmitt-trigger enable.
emmc_dd_sb_smt	3	IN/ VV	טט	
				1'b0 : Disable , 1'b1 : Enable
Rvd	2	-	-	-
	1	D/W	(1. 1	EMMC DD CD as 1 and 1 and 1 and 1 and 1
emmc_dd_sb_pud	1	R/W	ʻb1	EMMC_DD_SB pad pull-up /pull-down function
_ en				enable.
				1'b0 : Disable , 1'b1 : Enable
amma dd ab mid	0	R/W	'b0	EMMC_DD_SB pad pull-up /pull-down function
emmc_dd_sb_pud	U]		selection.
_sel				1'b0: Pull-down, 1'b1: Pull-up
				1 00 . r un-uown , 1 01 . r un-up

Module::emmc	Register::muxpad2	Set::1	ATTR::ctrl	Type::SR	ADDR::0x9801_261C



Name	Bits	R/W	Default	Comments A Subsidiary of Realtek Group
Rvd	3114	-	-	-
prob_3	1312	R/W	'b00	00 : Mux to gpio[100]/main2_gpio[36] 01: Mux to pll_test_out_loc1[1] Others: Input tri-state
prob_2	1110	R/W	'b00	00 : Mux to gpio[99]/main2_gpio[35] 01: Mux to pll_test_out_loc1[0] Others: Input tri-state
prob_1	98	R/W	'b10	00 : Mux to gpio[98]/main2_gpio[34] 01: Mux to pll_test_out_loc0[1] 10: Mux to P2S_O Others: Input tri-state
prob_0	76	R/W	'b10	00 : Mux to gpio[97]/main2_gpio[33] 01: Mux to pll_test_out_loc0[0] 10: Mux to P2S_TRIG_O Others: Input tri-state
pcie_clkreq_1	54	R/W	'b00	00 : Mux to gpio[96]/main2_gpio[32] 01: Mux to PCIE_CLKREQ_1 Others: Input tri-state
pcie_clkreq_0	32	R/W	'b00	00 : Mux to gpio[95]/main2_gpio[31] 01: Mux to PCIE_CLKREQ_0 Others: Input tri-state
sdio_loc	10	R/W	'b01	2'b01 : SDIO data from SDIO pad 2'b10 : SDIO data form MMC pad Others: Disable



LSADC register

LSADC0

Dhuainal Allana		D /117	Description
Physical Address	Name	R/W	Description
0x9801_2800	LSADC0_pad0	R/W	PAD 0 control
0x9801_2804	LSADC0_pad1	R/W	PAD 1 control register
0x9801_2808	Reserved		
~	110001100		
0x9801_281C			
0x9801 2820	LSADC0_ctrl	R/W	LSADC control register
0x9801_2824	LSADC0_status	R/W	LSADC status register
0x9801_2828	LSADC0_analog_ctrl	R/W	LSADC ANALOG control register
0x9801 282C	LSADC0_peri_top_debug	R/W	Debug port selection
_			
0x9801_2830	LSADC0_pad0_level_set0	R/W	LSADC PAD 0 compare set0
0x9801_2834	LSADC0_pad0_level_set1	R/W	LSADC PAD 0 compare set1
0x9801_2838	LSADC0_pad0_level_set2	R/W	LSADC PAD 0 compare set2
0x9801_283C	LSADC0_pad0_level_set3	R/W	LSADC PAD 0 compare set3
0x9801_2840	LSADC0_pad0_level_set4	R/W	LSADC PAD 0 compare set4
0x9801_2844	LSADC0_pad0_level_set5	R/W	LSADC PAD 0 compare set5
0x9801_2848	LSADC0_pad1_level_set0	R/W	LSADC PAD 1 compare set0
0x9801_284C	LSADC0_pad1_level_set1	R/W	LSADC PAD 1 compare set1
0x9801_2850	LSADC0_pad1_level_set2	R/W	LSADC PAD 1 compare set2
0x9801_2854	LSADC0_pad1_level_set3	R/W	LSADC PAD 1 compare set3
0x9801_2858	LSADC0_pad1_level_set4	R/W	LSADC PAD 1 compare set4
0x9801_285C	LSADC0_pad1_level_set5	R/W	LSADC PAD 1 compare set5
0x9801_2860	Reserved		
~			
0x9801_2874			
0x9801_2878	LSADC0_INT_PAD0	R/W	LSADC PAD0 compare status
0x9801_287C	LSADC0_INT_PAD1	R/W	LSADC PAD1 compare status
0x9801_2880	LSADC0_POWER	R/W	LSADC power setting

LSADC1

LIMDCI	▼		
Physical Address	Name	R/W	Description
0x9801_2900	LSADC1_pad0	R/W	PAD 0 control
0x9801_2904	LSADC1_pad1	R/W	PAD 1 control register
0x9801_2908	Reserved		
~			
0x9801_291C			
0x9801_2920	LSADC1_ctrl	R/W	LSADC control register
0x9801_2924	LSADC1_status	R/W	LSADC status register
0x9801_2928	LSADC1_analog_ctrl	R/W	LSADC ANALOG control register
0x9801_292C	LSADC1_peri_top_debug	R/W	Debug port selection



				A Substitut y of Realter
	0x9801_2930	LSADC1_pad0_level_set0	R/W	LSADC PAD 0 compare set0
	0x9801_2934	LSADC1_pad0_level_set1	R/W	LSADC PAD 0 compare set1
	0x9801_2938	LSADC1_pad0_level_set2	R/W	LSADC PAD 0 compare set2
	0x9801_293C	LSADC1_pad0_level_set3	R/W	LSADC PAD 0 compare set3
	0x9801_2940	LSADC1_pad0_level_set4	R/W	LSADC PAD 0 compare set4
	0x9801_2944	LSADC1_pad0_level_set5	R/W	LSADC PAD 0 compare set5
	0x9801_2948	LSADC1_pad1_level_set0	R/W	LSADC PAD 1 compare set0
	0x9801_294C	LSADC1_pad1_level_set1	R/W	LSADC PAD 1 compare set1
	0x9801_2950	LSADC1_pad1_level_set2	R/W	LSADC PAD 1 compare set2
	0x9801_2954	LSADC1_pad1_level_set3	R/W	LSADC PAD 1 compare set3
	0x9801_2958	LSADC1_pad1_level_set4	R/W	LSADC PAD 1 compare set4
	0x9801_295C	LSADC1_pad1_level_set5	R/W	LSADC PAD 1 compare set5
	0x9801_2960	Reserved		
	~ 0x9801_2974			
H	0x9801_2978	LSADC1_INT_PAD0	R/W	LSADC PAD0 compare status
	0x9801_297C	LSADC1_INT_PAD1	R/W	LSADC PAD1 compare status
	0x9801_2980	LSADC1_POWER	R/W	LSADC power setting

Register Description

LSADC0

LIMDCO								
Module::em	Regis	ter:: LSADC0_pad0	Set::1	ATTR::sfdf	Type::SR	ADDR::0x9801_2800		
mc					•			
Name	Bits	Read/Write	Reset State	Comments		'		
pad0_active	31	R/W	² b0	PAD Active Cont 1: active 0: de-active				
Rvd pad0_thred	30:24	R/W	- 'h0	LS ADC Threshold Value As the difference between current LSADC value and previous LSADC value is larger than Thred, the corresponding Pad_status will be asserted. In order to enhance the robustness, the difference checking will be performed for (debounce_cnt +1) times.				
pad0_sw	15:12	R/W	'h0	Pad Switch 0x2 ~ 0xf : reserve 0x1 : External inpo 0x0 : Exter				
Rvd	11:9	-	-	-				
pad0_ctrl	8	R/W	'b 0	Mode Control Bi 0: Voltage Mode 1: Current Mode ctrl_0 = ctrl		(refer to block diagram)		
Rvd	7:6	-	-	-	- · -	. ,		
adc_val0	5:0	R/W	-	Current LS ADC In order to		onfigured pad obustness, the difference		



checking will be performed for (debounce_cnt +1) times.

Module::em mc	Regis	ter:: LSADC0_pad1		Set::1	ATTR::sfdf	Type::SR	ADDR::0x9801_2804		
Name	Bits	Read/Write	Rese State		Comments	Comments			
pad1_active	31	R/W		'b0	PAD Active Control Bit 1: active 0: de-active				
Rvd	30:24	-		-	-				
Pad1_thred	23:16	R/W		'h0	LSADC value is le Pad_status will b In order to	between current arger than Three e asserted. enhance the ro	LSADC value and previous d, the corresponding obustness, the difference d for (debounce_cnt +1)		
Pad1_sw	15:12	R/W		'h0	Pad Switch 0x2 ~ 0xf : reserve 0x1 : External inp 0x0 : Exter				
Rvd	11:9	-		-	-				
Pad1_ctrl	8	R/W	° b0		Mode Control Bit 0: Voltage Mode 1: Current Mode ctrl 0 = ctrl 4 = pad ctrl (refer to block diagram)				
Rvd	7:6	-	-		- Paris is assured and any and				
adc_val0	5:0	R/W		Ż	· · · · · · · · · · · · · · · · · · ·	enhance the ro	onfigured pad obustness, the difference od for (debounce_cnt +1)		

Module::em	Registe	r:: LSADC0_ctrl	Set::1	ATTR::sfdf	Type::SR	ADDR::0x9801_2820			
mc									
Name	Bits	Read/Write	Reset	Comments					
			State						
Sel_wait	31:28	R/W	ʻh1	OPAMP settling t					
				After changing the wait sel_wait and		ting for LSADC, hardware will			
				Legal value: 0x0~					
						_wait+1)/xtal_clk (us)			
Sel_adc_ck	27:24	R/W	ʻh6	ADC clock rate					
				Legal value: 0x0~					
				adc_ck = (xtal_clk		ck+1) MHz e shall be less than 1MHz for			
				proper ope		e shall be less than TMHZ for			
Debounce_cnt	23:20	R/W	'h0	Debounce_Count					
				debounce	length = Debo ı	utce_cnt +1			
Rvd	19:16	-	-	-					
Dout_Test_IN	15:8	R/W	'h0	Dout Test	Input				
Rvd	7:2	-	-	-					
Test_en	1	R/W	'b0	Test mode enable bit					
				Test enable: write 1 to enable test mode. In test mode software					
				can write value into Dout_Test_IN to let LSADC work.					
				1 : Enable					
				0 : Disable					



Enable 0 R/W 'b0 Module enable bit 1 : Enable 0 : Disable

Module::em mc	Regis	ter:: LSADC0_statu	IS	Set::1	ATTR::sfdf Type::SR ADDR::0x980		ADDR::0x9801_2824	
Name	Bits	Read/Write	Rese State	-	Comments			
IRQ_En	31:24	R/W	ć	hO	Interrupt Enable of each pad bit[31:26] = reserved : bit[25] = pad1 bit[24] = pad0 1: Enable 0: Disable			
PAD_CNT	23:20	R		-	PAD counter value PAD_CNT indicates which PAD status is checked by hardware now.			
ADC_busy	19	R		-	Status of low-spec 1: busy 0: ready	ed ADC		
Rvd	18:17	-		-	-			
pad_ctrl	16:12	R		-	checked PAD.	bug only. ndicates the PA	D_CTRL value of current Ctrl_2=0, Ctrl_1=0, Ctrl_0]	
Rvd	11:2	-		-				
Pad1_status	1	R			Pad1_status 1 : PAD status is c 0 : PAD status is the Write 1 to c	he same as befor	re	
Pad0_status	0	R			Pad0_status 1 : PAD status is c 0 : PAD status is the status in the status is the status in the st	he same as befor	re	

Module::em mc		ter:: CO_analog_ctrl	Set::1	ATTR::sfdf Type::SR ADDR::0x9801_2828		
Name	Bits	Read/Write	Reset State	Comments		
Rvd	31:24	-	-	-		
DUMMY2	23:20	R/W	'h0	Dummy		
Rvd	19:18	-	-	-		
JD_sbias	17:16	R/W	'h0	Jack Detection bias current control, for debug use. 00:5u 01:10u 10:15u 11:20u		
Rvd	15:14	-	-	-		
JD_adsbias	13:12	R/W	'h0	ADC bias current select 00:5u 01:10u 10:15u 11:20u		
JD_DUMMY	11:10	R/W	'h0	JD Dummy		



				11 Substitut y of Reuter Group
Rvd	9	-	-	-
JD_svr	8	R/W	'b0	Jack Detection OPAMP 1.65V reference voltage select
				0: 0.5*VDD from BB
				1: 0.5*VDD from JD
Rvd	7:5	-	-	-
JD_adcksel	4	R/W	'b0	ADC clock pos/neg edge select for data latch
				0: positive edge
				1: negative edge
Rvd	3:1	-	-	-
JD_power	0	R/W	'b0	Power down control of Jack Detection
				0: power down
				1: power on

Module::emmc	Iodule::emmc Register:: LSADC0_peri_top_debug		g	Set::1	ATTR::sfdf	Type::SR	ADDR::0x9801_282C
Name	Bits	Read/Write	Reset State		Comments		
Rvd	31:19	-		-	-		
Lsadc_2_ifd_data_ sel	18:16	R/W	•	'h0	Lsadc_2_ifd_data source selection 3'h0: pad0; 3'h1: pad1; 3'h2 ~ 3'h7: reserved		
Rvd	15	-		-	-		
Power_saving_ena ble	14	W		'h0	-		
Power_saving_cyc le_time	13:11	W	'h0				
Power_saving_dis able_time	10:8	W	'h0				
peri_top_debug	7:0	R/W		'h0	Periphera	Top Debug R	egister

Module::em mc	U	ter:: OC0_pad()_leve	Set::1	ATTR::sfdf Type::SR ADDR::0x9801_2830				
Name	Bits	Read/Write	Reset State	Comments				
Level_0_t op_bound	31:24	R/W	'hO	Level_0 top bound value				
Level_0_1 ow_bound	23:16	R/W	'h0	Level_0 low bound value				
Block0_en	15	R/W	'hO	Level compare block enable bit 0: diable 1; enable				
Rvd	14:2	-	-	-				
INT_en0	1	R/W	'h0	INT0 enable				
INT_pendi ng_bit0	0	R	'h0	INTO pending bit, Write "1" to clear the interrupt				

Module::em mc		ter:: DC0_pad()_leve	el_s	Set::1	ATTR::sfdf	Type::SR	ADDR::0x9801_2834
Name			Res Stat		Comments		
Level_1_t	evel_1_t 31:24 R/W		'h0	Level_1	top bound	value	



				A Substituty of Reutier Group
op_bound				
Level_0_l	23:16	R/W	'h0	Level_1 low bound value
ow_bound				
Block1_en	15	R/W	'h0	Level compare block enable bit
				0: diable
				1; enable
Rvd	14:2	-	-	-
INIT on 1	1	R/W	'h0	INT1 enable
INT_en1	1	K/W	110	INT I eliable
INT_pendi	0	R	'h0	INT1 pending bit, Write "1" to clear the
ng_bit1				interrupt

Module::em mc	_	Register:: LSADC0_pad0_level_s et2		LSADC0_pad()_level_s et2					ADDR::0x9801_2838
Name	Bits	Read/Write	Rese State	-	Comments				
Level_2_t op_bound	31:24	R/W	•	h0	Level_2	value			
Level_2_l ow_bound	23:16	R/W	٠	h0	Level_2 low bound value				
Block2_en	15	R/W	٠	h0	Level compar 0: diable 1; enabl		ole bit		
Rvd	14:2	-		-	→	*			
INT_en2	1	R/W	٠	h0	INT2 enable				
INT_pendi ng_bit2	0	R	·	h0	INT2 per interrup	•	Vrite "1" to clear the		

Module::em mc	- 6	ter:: DC0_pad()_leve	Set::1	ATTR::sfdf	Type::SR	ADDR::0x9801_283C		
Name	Bits	Read/Write	Reset State	Comments				
Level_3_t op_bound	31:24	R/W	'h0	Level_3 top bound value				
Level_3_l ow_bound	23:16	R/W	'hO	Level_3	low bound	value		
Block3_en	15	R/W	'h0	Level compare 0: diable 1; enable		ole bit		
Rvd	14:2	-	-	-				
INT_en3	1	R/W	'h0	INT3 ena	ble			
INT_pendi ng_bit3	0	R	'h0	INT3 pen interrupt		Vrite "1" to clear the		

Module::em Re	egister::	Set::1	ATTR::sfdf	Type::SR	ADDR::0x9801_2840
mc LS	SADC0_pad()_level_s				
ete	:4				



Name	Bits	Read/Write	Reset State	Comments
Level_4_t op_bound	31:24	R/W	'h0	Level_4 top bound value
Level_4_l ow_bound	23:16	R/W	'h0	Level_4 low bound value
Block4_en	15	R/W	'h0	Level compare block enable bit 0: diable 1; enable
Rvd	14:2	-	-	-
INT_en4	1	R/W	'h0	INT4 enable
INT_pendi ng_bit4	0	R	'h0	INT4 pending bit, Write "1" to clear the interrupt

Module::em mc	8	ter:: DC0_pad0_leve	Set::1	ATTR::sfdf Type::SR ADDR::0x9801_2844
Name	Bits	Read/Write	Reset State	Comments
Level_5_t op_bound	31:24	R/W	'h0	Level_5 top bound value
Level_5_l ow_bound	23:16	R/W	'h0	Level_5 low bound value
Block5_en	15	R/W	'h0	Level compare block enable bit 0: diable 1; enable
Rvd	14:2	-		-
INT_en5	1	R/W	'h0	INT5 enable
INT_pendi ng_bit5	0	R	'h0	INT5 pending bit, Write "1" to clear the interrupt

Module::em mc		ter:: DC0_pad1_leve	Set::1	ATTR::sfdf Type::SR ADDR::0x9801_2848			
Name	Bits	Read/Write	Reset State	Comments			
Level_0_t op_bound	31:24	R/W	'h0	Level_0 top bound value			
Level_0_1 ow_bound	23:16	R/W	'h0	Level_0 low bound value			
Block0_en	15	R/W	ʻh0	Level compare block enable bit 0: diable 1; enable			
Rvd	14:2	-	-	-			
INT_en0	1	R/W	'h0	INT0 enable			
INT_pendi ng_bit0	0	R	'h0	INTO pending bit, Write "1" to clear the interrupt			



							Real Communications, Inc. A Subsidiary of Realtek Group		
Module::em mc	Register:: LSADC0_pad1_level_s et1 Set::		LSADC0_pad1_level_s		LSADC0_pad1_level_s				A Substitutivy of Redirect Group ADDR::0x9801_284C
Name	Bits	Read/Write	Reso Stat		Comments				
Level_1_t op_bound	31:24	R/W		'h0	Level_1	top bound	value		
Level_0_l ow_bound	23:16	R/W		'h0	Level_1 low bound value				
Block1_en	15	R/W		'h0	0: diable	Level compare block enable bit 0: diable 1; enable			
Rvd	14:2	-		-	-				
INT_en1	1	R/W		'h0	INT1 ena	able			
INT_pendi ng_bit1	0	R	R '1		INT1 per interrup		Vrite "1" to clear the		
Module::em mc	Regis LSAI et2	ter:: DC0_pad1_leve	el_s	Set::1	ATTR::sfdf	Type::SR	ADDR::0x9801_2850		

Module::em mc		Register:: LSADC0_pad1_level_s et2		ATTR::sfdf Type::SR ADDR::0x9801_2850
Name	Bits	Read/Write	Reset State	Comments
Level_2_t op_bound	31:24	R/W	'h0	Level_2 top bound value
Level_2_l ow_bound	23:16	R/W	'h0	Level_2 low bound value
Block2_en	15	R/W	'h0	Level compare block enable bit 0: diable 1; enable
Rvd	14:2	-		-
INT_en2	1	R/W	°h0	INT2 enable
INT_pendi ng_bit2	0	Ř	'h0	INT2 pending bit, Write "1" to clear the interrupt

Module::em mc Register:: LSADC0_pad1_level_s et3				Set::1	ATTR::sfdf	Type::SR	ADDR::0x9801_2854	
Name	Bits	Read/Write	Rese State		Comments			
Level_3_t op_bound	31:24	R/W	٠	h0 Level_3 top bound value				
Level_3_l ow_bound	23:16	R/W		'h0	Level_3	low bound	value	
Block3_en	15	R/W	د	'h0	Level compare block enable bit 0: diable 1; enable			
Rvd	14:2	-		-	-			
INT_en3	1	R/W	,	'h0	INT3 ena	able		



Module::em mc		LSADC0_pad1_level_s		Set::1	ATTR::sfdf	Type::SR	ADDR::0x9801_2858		
Name	Bits	Read/Write	Res Stat		Comments				
Level_4_t op_bound	31:24	R/W		'h0	Level_4 top bound value				
Level_4_l ow_bound	23:16	R/W		'h0	Level_4 low bound value				
Block4_en	15	R/W		'h0	Level compar 0: diable 1; enabl		ole bit		
Rvd	14:2	-		-	-				
INT_en4	1	R/W		'h0	INT4 ena	able			
INT_pendi ng_bit4	0	R		'h0	INT4 per interrup		Vrite "1" to clear the		

Module::em mc Register:: LSADC0_pad1_level_s et5				ATTR::sfdf Type::SR ADDR::0x9801_285C
Name	Bits	Read/Write	Reset State	Comments
Level_5_t op_bound	31:24	R/W	°h0	Level_5 top bound value
Level_5_l ow_bound	23:16	R/W	ʻh0	Level_5 low bound value
Block5_en	15	R/W	,µ0	Level compare block enable bit 0: diable 1; enable
Rvd	14:2	-	-	-
INT_en5	1	R/W	'h0	INT5 enable
INT_pendi ng_bit5	0	R	'h0	INT5 pending bit, Write "1" to clear the interrupt

Module::em mc	- 6	ter:: DC0_INT_pad()	Set::1	ATTR::sfdf Type::SR ADDR::0x9801_2878
Name	Bits	Read/Write	Reset State	Comments
Rvd	31:16	-	-	-
Rvd	15:14	-	-	-
ADC_value0 latch	13:8	R	'h0	ADC value latch at first pad0 interrupt happen R_bus and HW can write this register
Rvd	7:1	-	-	-
INT_latch status	0	R	'h0	Latch INT pending bit at first pad0 interrupt happen R_bus and HW can write this register



Module::em mc	8	Register:: LSADC0_INT_pad1		Set::1	ATTR::sfdf	Type::SR	ADDR::0x9801_287C	
Name	Bits	Read/Write	Reset State		Comments			
Rvd	31:16	-		-	-			
Rvd	15:14	-		-	-			
ADC_value1 latch	13:8	R		'h0	ADC value latch R_bus and		terrupt happen e this register	
Rvd	7:1	-	-		-			
INT_latch status	0	R	'h0				ad1 interrupt happen e this register	

Module::em mc	Register:: LSADC_POWER		Set::1	ATTR::sfdf	Type::SR	ADDR::0x9801_2880	
Name	Bits	Read/Write	Reset State		Comments		
Rvd	312	-		-	-		
lsadc1_clk_g ating_en	1	R/W		ʻb1	Enable LSADC1 clock galting function.		
lsadc0_clk_g ating_en	0	R/W		'b1	Enable LS	ADC0 clock ga	ting function.

Module::em mc	Regis	Register:: LSADC_DBG		Register:: LSADC_DBG Set::1 A7		Set::1	ATTR::sfdf Type::SR ADDR::0x9801_2884		
Name	Bits	Read/Write	Rese Stat		Comments				
Rvd	312	-		-/	-				
sel	1	R/W		⁵ b0	debug selection 1'b0: LSADC0 (JD_TOP) 1'b1: LSADC1 (LSADC_TOP)				
enable	0	R/W		°b0	Enable the LSADC debug port output, when enable = 0, the output would be 16'd0				

Module::em Register:: Set::1 LSADC_ANA_TEST				ATTR::sfdf	Type::SR	ADDR::0x9801_2888	
Name	Bits	Read/Write	Res Stat		Comments		
Rvd	311	-		-	-		
sel	0	R/W		'b0	1'b0: JD		n (DOUT, ADCKOUT)

LSADC1

Module::em mc	Regis	Register:: LSADC1_pad0		Set::1	ATTR::sfdf	Type::SR	ADDR::0x9801_2900
Name	Bits	Read/Write	Res Stat		Comments		



				A Subsidiary of Realtek Group
pad0_active	31	R/W	'b0	PAD Active Control Bit
				1: active
				0: de-active
Rvd	30:25	-	-	-
pad0_vref_s	24	R/W	'h0	LSADC detect range control
el				A00: 1LSB=8mV
				0: 0V ~ 1.024V
				1: 0.5V ~ 1.524V
				A01/B00: 1LSB=6.1mV
				0: 0V ~ 0.7812V
				1: 0.6559V ~ 1.4371V
pad0 thred	23:16	R/W	ʻh0	LS ADC Threshold Value
pauo_trireu	23.10	IV/ VV	110	As the difference between current LSADC value and previous
				LSADC value is larger than Thred , the corresponding
				Pad status will be asserted.
				In order to enhance the robustness, the difference
				checking will be performed for (debounce_cnt +1)
				times.
DUMMY	1513	R/W	ʻh0	
DOMINIY	1515	R/ W	no	Dummy
pad0_sw	12	R/W	'h0	LSADC 2 to 1 input MUX select:
				0: VDD
				1: GND
Rvd	11:9	-	-	-
pad0_ctrl	8	R/W	'b0	Mode Control Bit
				0: Voltage Mode
				1: Current Mode
	_			ctrl_0 = ctrl_4 = pad_ctrl (refer to block diagram)
Rvd	7	-	-	
	6.0	D/X/	_	G ATGARGAL COLOR
adc_val0	6:0	R/W	-	Current LS ADC value of this configured pad
				In order to enhance the robustness, the difference
				checking will be performed for (debounce_cnt +1)
				times.

Module::em mc	Regis	ter:: LSADC1_pad1	Set::1	ATTR::sfdf Type::SR ADDR::0x9801_2904		
Name	Bits	Read/Write	Reset State	Comments		
pad1_active	31	R/W	'b0	PAD Active Control Bit 1: active 0: de-active		
Rvd	30:25	-	-	-		
Pad1_vref_ sel	24	R/W	'h0	LSADC detect range control A00: 1LSB=8mV 0: 0V ~ 1.024V 1: 0.5V ~ 1.524V A01/B00: 1LSB=6.1mV 0: 0V ~ 0.7812V 1: 0.6559V ~ 1.4371V		
Pad1_thred	23:16	R/W	'h0	LS ADC Threshold Value As the difference between current LSADC value and previous LSADC value is larger than Thred, the corresponding Pad_status will be asserted. In order to enhance the robustness, the difference checking will be performed for (debounce_cnt +1) times.		
DUMMY1	1513	R/W	'h0	Dummy		
Pad1_sw	12	R/W	'h0	LSADC 2 to 1 input MUX select: 0: VDD		



				A Substatury of Reditek Group
				1: GND
Rvd	11:9	-	-	-
Pad1_ctrl	8	R/W	'b0	Mode Control Bit 0: Voltage Mode 1: Current Mode ctrl_0 = ctrl_4 = pad_ctrl (refer to block diagram)
Rvd	7	-	-	-
adc_val0	6:0	R/W	-	Current LS ADC value of this configured pad In order to enhance the robustness, the difference checking will be performed for (debounce_cnt +1) times.

Module::em	Register:: LSADC1_ctrl Set:		Set:	:1 ATTR:: sfdf Type::SR ADDR::0x9801_2920
mc				
Name	Bits	Read/Write	Reset	Comments
			State	
Sel_wait	31:28	R/W	'h0	OPAMP settling time After changing the multiplexer setting for LSADC, hardware wil
				wait sel_wait and start A-to-D conversion
				Legal value: 0x0~0xB and others are forbidden Wait time = 10* 2^(2+sel_wait)/xtal_clk (us)
Sel_adc_ck	27:24	R/W	'h0	ADC clock rate
				Legal value: 0x0~0xB and others are forbidden
Debesses	22.16	D/W/	'ha	adc_ck = (xtal_clk)/2^(2+sel_adc_ck) MHz
Debounce_cnt	23:16	R/W	na	Debounce_Count debounce length = Deboutce_cnt +1
				the debounce length shall be above than 10 for prope
Dout_Test_IN	15:8	R/W	'h0	Dout Test Input
Rvd	7:6	-		-
vdd_gnd_sel	5	R/W	'b0	VDD/GND select mode bit
				1 : VDD1/VDD2 0 : GND1/GND2
vdd_gnd_en	4	R/W	, p0	VDD/GND select mode enable bit
				VDD/GND select mode enable: write 1 to enable. In select mode, LSADC detect VDD1 and VDD2 voltage (or
				GND1 and GND2).
				1 : Enable
Rvd	3:2		_	0 : Disable
Rvu	3.2			
Test_en	1	R/W	'b0	Test mode enable bit
				Test enable: write 1 to enable test mode. In test mode software can write value into Dout_Test_IN to let LSADC work.
				1 : Enable
F 11	0	D/W/	4.0	0 : Disable
Enable	0	R/W	'b0	Module enable bit 1 : Enable
				0 : Disable

Module::em mc	Regis	Register:: LSADC1_status			ATTR::sfdf	Type::SR	ADDR::0x9801_2924
Name	Bits	Read/Write	Res Stat		Comments		
IRQ_En	31:24	R/W	'hO		Interrupt Enable bit[31:26] = reserv :	•	



				A Substatary of Realter Group
				bit[25] = pad1
				bit[24] = pad0
				1: Enable
				0: Disable
PAD_CNT	23:20	R	-	PAD counter value
				PAD_CNT indicates which PAD status is checked by hardware
				now.
ADC_busy	19	R	_	Status of low-speed ADC
				1: busy
				0: ready
Rvd	18:17	-	-	-
pad_ctrl	16:12	R	-	Current PAD_CTRL value
·				This is used for debug only.
				CurPAD_CTRL indicates the PAD_CTRL value of current
				checked PAD.
				[16:12]=[Ctrl_4, Ctrl_3=0, Ctrl_2=0, Ctrl_1=0, Ctrl_0]
Rvd	11:2	-	-	-
D 11	1	D		P.H. 44
Pad1_status	1	R	-	Pad1_status
				1 : PAD status is changed
				0 : PAD status is the same as before
D 10	0	D		Write 1 to clear
Pad0_status	0	R	-	Pad0_status
				1 : PAD status is changed
				0 : PAD status is the same as before
				Write 1 to clear

Module::em	Regis	Register::		ATTR::sfdf Type::SR ADDR::0x9801_2928
mc	LSAD	C1_analog_ctrl		
Name	Bits	Read/Write	Reset State	Comments
test_in_en	31	R/W	'h0	LSADC test input enable 0: disable 1: enable
Rvd	30:24	-		-
DUMMY2	23:20	R/W	'h0	Dummy
Rvd	19:18		-	-
JD_sbias	17:16	RW	'h1	Jack Detection bias current control, for debug use. 00:37.5u 01:40u 10:42.5u 11:45u
Rvd	15:14	-	-	-
JD_adsbias	13:12	R/W	ʻh1	ADC bias current select 00:2.5u 01:5u 10:7.5u 11:10u
JD_DUMMY	11:10	R/W	'h0	JD Dummy
Rvd	9	-	-	-
JD_svr	8	R/W	'b0	Jack Detection OPAMP 1.65V reference voltage select 0: 0.5*VDD from BB 1: 0.5*VDD from JD
Rvd	7:5	-	-	-
JD_adcksel	4	R/W	'b0	ADC clock pos/neg edge select for data latch 0: positive edge 1: negative edge
Rvd	3:1	-		-
JD_power	0	R/W	'b0	Power down control of Jack Detection 0: power down



			A Substituty of Reutler Group
		1: power on	

Module::emmc	Register:: LSADC1_peri_top_debug			Set::1	ATTR::sfdf	Type::SR	ADDR::0x9801_292C	
Name	Bits	Read/Write	Res Stat		Comments			
Rvd	31:19	-		-	-			
Lsadc_2_ifd_data_ sel	18:16	R/W	'h0		Lsadc_2_ifd_data source selection 3'h0: pad0; 3'h1: pad1; 3'h2 ~ 3'h7: reserved			
Rvd	15	-		-	-			
Power_saving_ena ble	14	W		'h0	-			
Power_saving_cyc le_time	13:11	W		'h0	-		•.	
Power_saving_dis able_time	10:8	W		'h0	-			
peri_top_debug	7:0	R/W		'h0	Periphera	l Top D <mark>eb</mark> ug R	Register	

Module::em mc		Register:: LSADC1_pad0_level_s et0		ATTR::sfdf Type::SR ADDR::0x9801_2930
Name	Bits	Read/Write	Reset State	Comments
Level_0_t op_bound	31:24	R/W	'h0	Level_0 top bound value
Level_0_1 ow_bound	23:16	R/W	'h0	Level_0 low bound value
Block0_en	15	R/W	'h0	Level compare block enable bit 0: diable 1; enable
Rvd	14:2	-	1	-
INT_en0	1	R/W	'h0	INT0 enable
INT_pendi ng_bit0	0	R	'h0	INT0 pending bit, Write "1" to clear the interrupt

Module::em mc	0	pc1_pad()_level		et::1	ATTR::sfdf	Type::SR	ADDR::0x9801_2934
Name	Bits	Read/Write	Reset State		Comments		
Level_1_t op_bound	31:24	R/W	'h0)	Level_1	top bound	value
Level_0_1 ow_bound	23:16	R/W	'h0)	Level_1	low bound	value
Block1_en	15	R/W	'h0)	Level compare block enable bit 0: diable 1; enable		
Rvd	14:2	-	-		-		
INT_en1	1	R/W	'h0)	INT1 ena	able	



INT_pendi ng_bit1 R 'h0 INT1 pending bit, Write "1" to clear the interrupt

Module::em mc	_	Register:: LSADC1_pad0_level_s et2			ATTR::sfdf	Type::SR	ADDR::0x9801_2938
Name	Bits	Read/Write	Reset State		Comments		
Level_2_t op_bound	31:24	R/W	'h	01	Level_2 top bound value		
Level_2_l ow_bound	23:16	R/W	'h	01	Level_2 low bound value		
Block2_en	15	R/W	'h	10	Level compar 0: diable 1; enabl		ole bit
Rvd	14:2	-	-	-	-		
INT_en2	1	R/W	'h	nO	INT2 en	able	
INT_pendi ng_bit2	0	R	'h	0r	INT2 pe interrup		Vrite "1" to clear the

				<u> </u>
Module::em mc	U	ter:: DC1_pad()_leve	Set::1	ATTR::sfdf Type::SR ADDR::0x9801_293C
Name	Bits	Read/Write	Reset State	Comments
Level_3_t op_bound	31:24	R/W	°h0	Level_3 top bound value
Level_3_l ow_bound	23:16	R/W	'h0	Level_3 low bound value
Block3_en	15	R/W	'h0	Level compare block enable bit 0: diable 1; enable
Rvd	14:2	-	-	-
INT_en3	1	R/W	'h0	INT3 enable
INT_pendi ng_bit3	0	R	'h0	INT3 pending bit, Write "1" to clear the interrupt

Module::em mc		Register:: LSADC1_pad()_level_s et4			ATTR::sfdf	Type::SR	ADDR::0x9801_2940
Name	Bits	Read/Write	Reset State		Comments		
Level_4_t op_bound	31:24	R/W		'h0	Level_4 top bound value		
Level_4_l ow_bound	23:16	R/W	'hO		Level_4	low bound	value
Block4_en	15	R/W	'h0		Level compar 0: diable 1; enabl		ole bit



				A Substatury of Rediter Group
Rvd	14:2	-	-	-
INT_en4	1	R/W	'h0	INT4 enable
INT_pendi ng_bit4	0	R	'h0	INT4 pending bit, Write "1" to clear the interrupt

Module::em mc	- 6	Register:: LSADC1_pad0_level_s et5		Set::1	ATTR::sfdf	Type::SR	ADDR::0x9801_2944	
Name	Bits	Read/Write	Rese		Comments			
Level_5_t op_bound	31:24	R/W	,	'h0	Level_5 top bound value		value	
Level_5_l ow_bound	23:16	R/W	,	'h0	Level_5 low bound value			
Block5_en	15	R/W		'h0	Level compar 0: diable 1; enabl		ole bit	
Rvd	14:2	-		-	-			
INT_en5	1	R/W	,	'h0	INT5 en	able		
INT_pendi ng_bit5	0	R		'h0	INT5 per interrup	•	Vrite "1" to clear the	

Module::em mc		ter:: OC1_pad1_leve	Set::1	ATTR::sfdf Type::SR ADDR::0x9801_2948
Name	Bits	Read/Write	Reset State	Comments
Level_0_t op_bound	31:24	R/W	'h0	Level_0 top bound value
Level_0_1 ow_bound	23:16	R/W	'h0	Level_0 low bound value
Block0_en	15	R/W	'hO	Level compare block enable bit 0: diable 1; enable
Rvd	14:2	-	-	-
INT_en0	1	R/W	'h0	INT0 enable
INT_pendi ng_bit0	0	R	'h0	INTO pending bit, Write "1" to clear the interrupt

Module::em mc	- 6	Register:: LSADC1_pad1_level_s et1			ATTR::sfdf	Type::SR	ADDR::0x9801_294C
Name	Bits	Read/Write	ead/Write Reset State		Comments		
Level_1_t op_bound	31:24	R/W	'hO		Level_1	top bound	value
Level_0_1	23:16	R/W	'h0		Level_1	low bound	value



1 1			1	A Subsidiary of Realtek Group
ow_bound				
Block1_en	15	R/W	'h0	Level compare block enable bit 0: diable 1; enable
Rvd	14:2	-	-	-
INT_en1	1	R/W	'h0	INT1 enable
INT_pendi ng_bit1	0	R	'h0	INT1 pending bit, Write "1" to clear the interrupt

Module::em mc		Register:: LSADC1_pad1_level_s et2		Set::1	ATTR::sfdf	Type::SR	ADDR::0x9801_2950		
Name	Bits	Read/Write	Reso Stat		Comments				
Level_2_t op_bound	31:24	R/W	'h0		Level_2 top bound value				
Level_2_l ow_bound	23:16	R/W		'h0	Level_2	low bound	value		
Block2_en	15	R/W		'h0	Level compar 0: diable 1; enabl		ole bit		
Rvd	14:2	-		-	-()				
INT_en2	1	R/W		'h0	INT2 ena	able			
INT_pendi ng_bit2	0	R		'h0	INT2 per interrup	•	Vrite "1" to clear the		

Module::em mc	- 6	ter:: OC1_pad1_leve	I_s Set::1	ATTR::sfdf Type::SR ADDR::0x9801_2954
Name	Bits	Read/Write	Reset State	Comments
Level_3_t op_bound	31:24	R/W	'h0	Level_3 top bound value
Level_3_l ow_bound	23:16	R/W	'hO	Level_3 low bound value
Block3_en	15	R/W	'hO	Level compare block enable bit 0: diable 1; enable
Rvd	14:2	-	-	-
INT_en3	1	R/W	'h0	INT3 enable
INT_pendi ng_bit3	0	R	'h0	INT3 pending bit, Write "1" to clear the interrupt

Module::em mc	U	Register:: LSADC1_pad1_level_s et4		Set::1	ATTR::sfdf	Type::SR	ADDR::0x9801_2958
Name	Bits	Read/Write	Res Stat		Comments		



				A Substatury of Realter Group
Level_4_t	31:24	R/W	'h0	Level_4 top bound value
op_bound				
Level_4_l	23:16	R/W	'h0	Level_4 low bound value
ow_bound				
Block4_en	15	R/W	'h0	Level compare block enable bit
				0: diable
				1; enable
Rvd	14:2	-	-	-
D. ITT. 4	1	D /III	11-0	INTA cookle
INT_en4	1	R/W	'h0	INT4 enable
INT_pendi	0	R	'h0	INT4 pending bit, Write "1" to clear the
ng_bit4				interrupt

Module::em mc		ter:: OC1_pad1_leve	Set::1	ATTR::sfdf Type::SR ADDR::0x9801_295C
Name	Bits	Read/Write	Reset State	Comments
Level_5_t op_bound	31:24	R/W	'h0	Level_5 top bound value
Level_5_l ow_bound	23:16	R/W	'h0	Level_5 low bound value
Block5_en	15	R/W	'h0	Level compare block enable bit 0: diable 1; enable
Rvd	14:2	-	-	
INT_en5	1	R/W	'h0	INT5 enable
INT_pendi ng_bit5	0	R	'hO	INT5 pending bit, Write "1" to clear the interrupt

Module::em mc	Regist	ter:; OC1_INT_pad()	Set::1	ATTR::sfdf Type	:::SR ADDR::0x9801_2978
Name	Bits	Read/Write	Reset State	Comments	
Rvd	31:16	-	-	=	
Rvd	15:14	-	-	-	
ADC_value0 latch	13:8	R	'h0	ADC value latch at first R_bus and HW c	pad0 interrupt happen an write this register
Rvd	7:1	-	-	-	
INT_latch status	0	R	'h0		t first pad0 interrupt happen an write this register

Module::em mc	_	Register:: LSADC1_INT_pad1			ATTR::sfdf	Type::SR	ADDR::0x9801_297C
Name	Bits	Read/Write	Res Stat		Comments		
Rvd	31:16	-		-	-		
Rvd	15:14	-		-	-		



ADC_value1 latch	13:8	R	'h0	ADC value latch at first pad1 interrupt happen R_bus and HW can write this register
Rvd	7:1	-	-	-
INT_latch status	0	R	'h0	Latch INT pending bit at first pad1 interrupt happen R_bus and HW can write this register

