

/Standard for RealTek DVD Recordable

Date: 2009-04-23

Kylin USB

RealTek specification on DVD Recordable Technology



Specification for Kylin: USB Specification

Warning

This document is not a DVD Standard. It is distributed for review and comment. It is subject to change without notice and may not be referred to as a DVD Standard. Recipients of this document are invited to submit, with their comments, notification of any relevant patent rights of which they are aware and to provide supporting documentation. Distribution does not constitute publication.



1 Register description

| Mode | Adress Index (SYS) | Adress Index (MAC) | Register type |
|--------------|-------------------------|--------------------|------------------|
| EHCI | 0x9801_3000~0x9801_30FF | | EHCI register |
| OHCI | 0x9801_3400~0x9801_34FF | | OHCI register |
| USB2 Wrapper | 0x9801_3800~0x9801_3FFF | NA | wrapper register |
| OTG | 0x981E_0000~0x981E_FFFF | 0x0000h~0xFFFFh | CSR register |

1.1 REGISTER:: Wrapp_reg

0x9801_3800

| Module::usb | Register:: | | Set::1 | AT' | TR::nor | Type::SR | ADDR::0x9801_3800 | | | |
|-------------|-----------------------|--------|--------|------|---|------------------------|--------------------------|--|--|--|
| | <mark>Wrapp_re</mark> | eg | | | | | | | | |
| Name | Bits | R/W | Defau | lt | Comments | | | | | |
| Status_err | 3130 | R | 'b0 | 0 | Error status | | | | | |
| | | | | | [31]: bus | s_err (When | rbus AHB slave asserts | | | |
| | | | | | ERROR, | RETRY or | SPLIT, this bit will be | | | |
| | | | | | asserted) | | | | | |
| | | | | | | • | rbus access wrong | | | |
| | | | | | address i | n wrapper, th | is bit will be asserted) | | | |
| Rvd | 297 | - | - | | - | | | | | |
| suspend_r | 6 | R/W | 'b(|) | 1: wake i | - | | | | |
| | | | | | | | i_suspend_n_o signal | | | |
| | | | | N | | * | will turn on all clocks | | | |
| | | | | | | | and 48M) to host, then | | | |
| | | | | | | | uto turned to '0' when | | | |
| | | | 777 00 | 0.00 | | pend_n_o ass | | | | |
| Debug_mux | 51 | R/W | 5'b00 | 000 | | ig ports mux | | | | |
| | | | | | | _ohci_rd_deb | _ | | | |
| | | | Ť | | | _ohci_wr_del | C | | | |
| | | | | | | _ehci_rd_deb | O | | | |
| | | | | | | _ehci_wr_del | oug | | | |
| | | | | | 100: sb1_rd_debug 101: sb1_wr_debug 110: utmi_debug | | | | | |
| | | | | | | | | | | |
| | 0 | R/W | 'b | 1 | | n_debug OHCI packet | | | | |
| packing | 0 | 10/ 44 | 0. | L | 1 acking | Office packet | | | | |

1.2 REGISTER:: VSTATUS_reg (un-used)

0x9801_3804

| Comments | | | | |
|--|--|--|--|--|
| - | | | | |
| Vstatus output (It's used to configure PHY's control register) | | | | |
| • | | | | |

The process of configuring PHY control register:



1. write VSTATUS_reg (0x9801_3804), (data output to PHY)

2. write INSNREG05 (0x9801_30a4)

[17]: vBusy

[16:13]: port number = 0001

[12]: vload (low active)

[11:8]: vcontrol

[7:0]: vstatus_in (data input from PHY)

3. polling [17]: vBusy, if [17]=0, then vstatus_in is valid

Example for RealTek PHY:

Vcontrol[3]: low/high address, 0: low, 1: high

Vcontrol[2:0]: address

The control address in RealTek PHY is 6 bits, so it needs to send 2 vcontrol address. For example, vcontrol=1110 (high address) and 0000 (low address) means 110000=0x30.

1.3 REGISTER:: USBIPINPUT_reg

0x9801_3808

| | Register:: | | Set::1 | AT | ΓR:: nor | Type::SR | ADDR::0x9801_3808 | | | |
|------------------------------|----------------|------|------------|----|---|------------|--------------------|--|--|--|
| | JSBIPINI eg | PUT_ | | | | | | | | |
| Name | Bits | R/W | Defau | lt | Commen | ıts | | | | |
| pwr_mux | 31 | R/W | 'b0 | | | | | | | |
| ovrcur_mux | 30 | R/W | 'bl | | 1: low active of power control output signal 1: select low active of over current input signal 0: select high active of over current input signal | | | | | |
| ss_resume_utmi_p ls_dis_I | 29 | R/W | ,p(|) | | | | | | |
| ss_utmi_backward _enb_i | 28 | R/W | 'b0 |) | 0: select original from IP | | | | | |
| utmi_suspend_mu x | 27 | R/W | 'b(|) | Due to phy_clk should be suspended in RUN=0 1: select gatting with RUN=0 0: select original from IP | | | | | |
| app_prt_ovrcur | 26 | R/W | <u>'bC</u> |) | Only for | FPGA, when | ASIC it's from PCB | | | |
| host_disc_mux | 26 | R/W | 'b1 | | 0: utmi_discon_det_i => tie 0 1: utmi_discon_det_i => from PHY (HostDisconnect) | | | | | |
| sys_interrupt_i | 25 | R/W | 'b0 |) | | | | | | |
| ohci_0_app_irq12 _i | 24 | R/W | 'b0 |) | | | | | | |
| ohci_0_app_irq1_ | 23 | R/W | 'b0 |) | | | | | | |



| | | | | A Subsidiary of Realtek Group |
|--------------------------------|------|-----|------|--|
| i | | | | |
| ohci_0_app_io_hit _i | 22 | R/W | 'b0 | |
| ss_nxt_power_stat e_valid_I | 21 | R/W | 'b0 | |
| ss_next_power_st ate_i | 2019 | R/W | 'b00 | |
| ss_power_state_i | 1817 | R/W | 'b00 | |
| ohci_0_cntsel_i_n | 16 | R/W | 'b0 | |
| ohci_0_clkcktrst_i _n | 15 | R/W | 'b1 | |
| ohci_0_scanmode _i_n | 14 | R | 'b0 | |
| ss_fladj_val_5_i | 13 | R/W | 'b1 | |
| ss_fladj_val_4_i | 12 | R/W | 'b0 | |
| ss_fladj_val_3_i | 11 | R/W | 'b0 | |
| ss_fladj_val_2_i | 10 | R/W | 'b0 | |
| ss_fladj_val_1_i | 9 | R/W | 'b0 | |
| ss_fladj_val_0_i | 8 | R/W | 'b0 | |
| ss_fladj_val_host_ i | 72 | R/W | 'h20 | |
| ss_simulation_mo de_i | 1 | R/W | 'b0 | |
| ss_word_if_i | 0 | R/W | 'b1 | 1: utmi 16 bits interface (utmi_clk=30MHz) 0: umti 8 bits interface (utmi_clk=60MHz) |

1.4 REGISTER:: RESET_UTMI_reg

0x9801_380c

| Module::usb | RI | Register:: RESET_UTMI | | Set::1 | AT' | ΓR:: ctrl | Type::SR | ADDR::0x9801_380c | | |
|-------------|----|-----------------------|-------|--------|--------------------------|--|---------------|---------------------|--|--|
| . | | eg | D/III | D C | | | | | | |
| Name | | Bits | R/W | Defau | lt | Comments | | | | |
| Rvd | | 313 | - | - | | - | | | | |
| Test_rst | | 2 | R/W | 'bC |) | Self_loop | p_back reset | | | |
| Test_en | | 1 | R/W | 'bC |) | Self_loop | p_back enable | e | | |
| Reset_UTMI | | 0 | R/W | 'b0 |) | UTMI reset (to PHY) (It's a sync. reset in | | | | |
| | | | | | PHY) When set high, it'l | | | it'll return to low | | |
| | | | | | | automatically. | | | | |



1.5 REGISTER:: SELF_LOOP_BACK_reg 0x9801_3810

| Module::usb | | Register:: | | Set::1 | AT | TR::nor | Type::SR | ADDR::0x9801_3810 | | |
|-----------------|---|------------|-----|---------|----|---|----------------|-----------------------------|--|--|
| | | ELF_LO | | | | | | | | |
| Name | В | ACK_re | | D. C. | 14 | | | | | |
| Name | | Bits | R/W | Default | | Commen | its | | | |
| Rvd | | 3118 | ı | - | | - | | | | |
| Simulation_mode | 2 | 17 | R/W | 'b(|) | Reduce of | counter for en | tering High-Speed mode | | |
| Force_hs_mode | | 16 | R/W | 'b(|) | Force HOST IP enter High-Speed mode 1: enable, 0: disable | | | | |
| Reserved | | 15-14 | - | - | | - | | | | |
| Test_done | | 13 | R | 'b(|) | Self_loop_back done | | | | |
| Test_fail | | 12 | R | 'b(|) | Self_loop_back result fail | | | | |
| Test_speed | | 11-10 | R/W | 'b0 | 0 | When Self_loop_back, force PHY enter High Speed or Full Speed mode (HS: utmi xver select=0, | | | | |
| | | | | | | ' | m_select[1:0] | utmi_xver_select=0, =00) | | |
| | | | | | | (FS: | | utmi_xver_select=1, | | |
| | | | | | • | | | =01, FsLsSerialMode=0) | | |
| | | | | | 7 | | orce PHY in F | · - | | |
| | | | | | | | orce PHY in F | | | |
| | | | | | | | b11: normal r | node | | |
| Test_seed | | 9-2 | R/W | 'h0 | U | Self_loop | • | | | |
| | | | | 21.0 | | | generator see | | | |
| Test_psl | | 1-0 | R/W | 'b0 | U | | lf_loop_back | pattern | | |
| | | | | | | 00: all zeros | | | | |
| | | | | | | 01: load from seed | | | | |
| , | | | | | | _ | do random pa | | | |
| 1 | | | | | | 11: incremental counter | | | | |

Slef_loop_back procedure:

(1) Configure PHY as self_loop_back mode (by vloadM interface)

| | | / | 0 | | <u> </u> | \ \ | | | , | | |
|-----|----|----|--------|----------|-----------|---------|------|--------|-----------------|--------|--|
| R/W | 38 | F0 | DBNC_E | DISCON_E | EN_ERR_UN | LATE_DL | INTG | SOP_KK | SLB_INNER | SLB_EN | |
| | | | N | NABLE | DERRUN | LEN | | | | | |
| | | | 1 | 1 | 1 | 1 | 1 | 1 | 0: digital & | 1 | |
| | | | | | | | | | analog | | |
| | | | | | | | | | 1: digital only | | |



- (2) set test_psl, test_seed and test_speed
- (3) set test_rst=1 & test_en=0 (reset)
- (4) set test_rst=0 & test_en=0 (reset)
- (5) set test_rst=0 & test_en=1 (enable)
- (6) polling test_done
- (7) check test_fail

Force MAC to enter High-Speed procedure:

- (1) In simulation mode: force_hs_mode=1 & simulation_mode=1
- (2) In non-simulation mode (don't reduce counter): force_hs_mode=1 & simulation_mode=0
- (3) In normal mode: force_hs_mode=0 & simulation_mode=0

1.6 REGISTER:: VERSION_reg

0x9801_3814

| | Register:: FWO_PO | RT_r | Set::1 AT | TR::nor Type::SR ADDR::0x9801_3814 | | | | |
|-----------------|----------------------|------|-----------|--|--|--|--|--|
| Name | Bits | R/W | Default | Comments | | | | |
| Rvd | 3112 | - | | - | | | | |
| trans_flag_host | | | 'b0 | When HOST issue sb1_req & write, this bit will be asserted and it'll be de-asserted if sb1_done is asserted. | | | | |
| trans_flag_otg | 10 | R | , p0 | 1: HOST write transfer isn't complete When OTG issue sb1_req & write, this bit will be asserted and it'll be de-asserted if sb1_done is asserted. 1: OTG write transfer isn't complete | | | | |
| Dummy_reg | g_reg 92 R/W | | 8'h00 | Dummy registers For FPGA: Dummy[0]: gateing port0 VLOADM Dummy[1]: gateing port1 VLOADM Dummy[2]: control VSTATUS output enable | | | | |
| Nouse_done | 1 | R/W | 'b0 | 1: Interrupt doesn't gatting sb1_usb_done signal 0: interrupt gatting with sb1_usb_done signal (It's only used to generate a mux selection.) | | | | |
| Wrap_version | 0 | R/W | 'b0 | It's used to identify wrapper version 1: Venus version 0: Neptune version | | | | |



Note1: The interrupt should not need to gate with sb1_usb_done, so bit1 (nouse_done) should set "high".

Note2: When interrupt happens, SW should polling trans_flag_host or trans_flag_otg to ensure data have been written to DDR.

1.7 REGISTER:: Wrapp_2port_reg

0x9801 3820

| Module::usb | Register:: Wrapp_2 _reg | port | Set::1 | AT | TR:: nor | Type::SR | ADDR::0x9801_3820 |
|-------------|-------------------------|------|--------|----|-------------------------------|-----------------------|--|
| Name | Bits | R/W | Defau | lt | Commer | nts | |
| Rvd | 297 | - | - | | - | | |
| suspend_r | 6 | R/W | ′ b(|) | 1: wake | up | |
| | | | 9 | | when se (UTMI_ suspend_ | t 1', PHY CLK, 12M | i_suspend_n_o signal will turn on all clocks and 48M) to host, then uto turned to '0' when serted. |
| Rvd | 50 | - | - | | - | - | |

| | Register:: VSTATUS_2po rt_reg | | Set::1 | AT | ΓR:: ctrl | Type::SR | ADDR::0x9801_3824 |
|-------------|-------------------------------|-----|--------|---------------|--|----------|-------------------|
| Name | Bits | R/W | Defau | efault Commen | | nts | |
| Rvd | 318 | - | - | | - | | |
| Vstatus_out | 70 | R/W | 'h0 | 0 | Vstatus output (It's used to configure PHY's control register) | | |

The process of configuring PHY control register:

- 3. write VSTATUS_reg (0x9801_3824), (data output to PHY)
- 4. write INSNREG05 (0x9801_30a4)

[17]: vBusy

[16:13] : port number = 0001

[12]: vload (low active)

[11:8]: vcontrol



[7:0]: vstatus_in (data input from PHY)

3. polling [17]: vBusy, if [17]=0, then vstatus_in is valid

Example for RealTek PHY:

Vcontrol[3]: low/high address, 0: low, 1: high

Vcontrol[2:0]: address

The control address in RealTek PHY is 6 bits, so it needs to send 2 vcontrol address. For example, vcontrol=1110 (high address) and 0000 (low address) means 110000=0x30.

1.9 REGISTER:: USBIPINPUT_2port_reg 0x9801_3828

| | Register:: | | Set::1 AT | | ΓR:: nor | Type::SR | ADDR::0x9801_3828 | | |
|------------------|-----------------------|------------|-----------|----|---|---|--|--|--|
| | JSBIPINI 2port_reg | PUT_ | | | | | | | |
| Name | Bits | R/W | Defau | lt | Commer | nts | | | |
| pwr_mux | 31 | R/W | 'b(|) | 0: high active of power control output signa 1: low active of power control output signal | | | | |
| ovrcur_mux | 30 | R/W | 'b1 | | 1: select | low active of | over current input signal e of over current input | | |
| Rvd | 2928 | - | - | | | | | | |
| utmi_suspend_mu | 27 | R/W | 'bl | | RUN=0 1: select | phy_clk sh gatting with l original from | | | |
| host_disc_mux | 26 | R/W | 'b1 | | 0: utmi_discon_det_i => tie 0 1: utmi_discon_det_i => from PH (HostDisconnect) | | | | |
| Rvd | 2514 |) - | - | | - | | | | |
| ss_fladj_val_5_i | 13 | R/W | 'b1 | | | | | | |
| ss_fladj_val_4_i | 12 | R/W | 'b(|) | | | | | |
| ss_fladj_val_3_i | 11 | R/W | 'b(|) | | | | | |
| ss_fladj_val_2_i | 10 | R/W | 'b(|) | | | | | |
| ss_fladj_val_1_i | 9 | R/W | 'b(|) | | | | | |
| ss_fladj_val_0_i | 8 | R/W | 'b(|) | | | | | |
| Rvd | 70 | - | - | | - | | | | |

1.10 REGISTER:: RESET_UTMI_2port_reg 0x9801_382c



| Module::usb | Register:: RESET_U _2port_re | | Set::1 | AT' | TR:: ctrl | Type::SR | ADDR::0x9801_382c |
|-------------|------------------------------|-----|---------|-----|---|----------|-------------------|
| Name | Bits | R/W | Default | | Comments | | |
| Rvd | 313 | - | - | | | | |
| Test_rst | 2 | R/W | 'b(|) | Self_loop_back reset | | |
| Test_en | 1 | R/W | 'b(|) | Self_loop_back enable | | |
| Reset_UTMI | 0 | R/W | 'b0 | | UTMI reset (to PHY) (It's a sync. reset in PHY) When set high, it'll return to low automatically. | | |

1.11 REGISTER:: SELF_LOOP_BACK_2port_reg 0x9801_3830

| Module::usb | Register:: SELF_LO BACK_2p | _ | Set::1 ATT | | TR::nor | Type::SR | ADDR::0x9801_3830 | | |
|-----------------|----------------------------|-----|------------------|---|---|-------------------------|------------------------|--|--|
| Name | Bits | R/W | Defau | lt | Comments | | | | |
| Rvd | 3118 | - | - | | - | | | | |
| Simulation_mode | 17 | R/W | 'b0 |) | Reduce of | counter for en | tering High-Speed mode | | |
| Force_hs_mode | 16 | R/W | 'b0 | | Force HOST IP enter High-Speed mode 1: enable, 0: disable | | | | |
| Reserved | 15-14 | | - | | - | | | | |
| Test_done | 13 | R | 'bC | | Self_loop_back done | | | | |
| Test_fail | 12 | R | 'bC |) | Self_loop_back result fail | | | | |
| Test_speed | 11-10 | R/W | 'b0 ⁽ | | When Self_loop_back, force PHY enter High Speed or Full Speed mode (HS: utmi_xver_select=0, utmi_term_select[1:0]=00) (FS: utmi_xver_select=1, utmi_term_select[1:0]=01, FsLsSerialMode=0) 2'b01: force PHY in HS 2'b10: force PHY in FS/LS 2'b00/2'b11: normal mode | | | | |
| Test_seed | 9-2 | R/W | 'h0 | 0 | Self_loo _j Random | p_back generator see | ed | | |
| Test_psl | 1-0 | R/W | 'b0 | 'b00 Select self_loop_back pattern 00: all zeros 01: load from seed 10: pseudo random pattern 11: incremental counter | | | pattern ttern | | |



1.12 REGISTER:: IPNEWINPUT_2port_reg 0x9801_3834

| I | degister:: PNEWIN 2port_re | | Set::1 | AT | ΓR:: ctrl | Type::SR | ADDR::0x9801_3834 |
|--------------------------------|----------------------------|-----|--------|----|------------------|------------|---|
| Name | Bits | R/W | Defau | lt | Commen | nts | |
| Rvd | 314 | - | - | | - | | |
| ss_ulpi_pp2vbus_ i | 3 | R/W | 'b(|) | IP input | | |
| ss_autoppd_on_ov ercur_en_i | 2 | R/W | 'b(|) | IP input | | |
| ss_power_state_v alid_i | 1 | R/W | 'b(|) | IP input | | |
| reg_usb_ck27m_s el | 0 | R/W | 'b(|) | 1: select | 1.2V 27MHz | k source for usbphy PLL clock for PLL clock for PLL |

1.13 REGISTER:: USBPHY_SLB0_reg

0x9801 3838

| U | Register:: USBPHY_ _reg | SLB | Set::1 AT | TR::ctrl | Type::SR | ADDR::0x9801_3838 |
|------------------|-------------------------------|-----|-----------|-------------------------------------|-----------------|-------------------|
| Name | Bits | R/W | Default | Commen | ts | |
| Rvd | 314 | 1 | - | - | | |
| usbphy_slb_done | 3 | R | 'b0 | Usbphy p | oort0 self loop | back done |
| usbphy_slb_fail | 2 | R | 'b0 | Usbphy port0 self loop back fail | | |
| usbphy_slb_hs | 1 | R/W | 'b0 | Usbphy port0 self loop back hs mode | | |
| usbphy_force_slb | 0 | R/W | 'b0 | Usbphy port0 self loop back start | | |

1.14 REGISTER:: USBPHY_SLB1_reg 0x9801_383c

| Module::usb | Register:: USBPHY_ 1_reg | SLB | Set::1 | AT | ΓR:: ctrl | Type::SR | ADDR::0x9801_383c |
|-----------------|--------------------------|-----|--------|----------------------------------|------------------|----------|-------------------|
| Name | Bits | R/W | Defau | lt | Commen | nts | |
| Rvd | 314 | - | - | | - | | |
| usbphy_slb_done | 3 | R | 'b(| Usbphy port1 self loop back done | | | back done |



| usbphy_slb_fail | 2 | R | 'b0 | Usbphy port1 self loop back fail |
|------------------|---|-----|-----|-------------------------------------|
| usbphy_slb_hs | 1 | R/W | 'b0 | Usbphy port1 self loop back hs mode |
| usbphy_force_slb | 0 | R/W | 'b0 | Usbphy port1 self loop back start |

1.15 REGISTER:: USB_OTG_reg

0x9801_3840

| | Register:: | | Set::1 AT | | ΓR:: ctrl | Type::SR | ADDR::0x9801_3840 | |
|-------------------|------------|------|-----------|----|----------------------------------|-----------------|--------------------------|--|
| J | JSB_OT(| -reg | | | | | | |
| Name | Bits | R/W | Defau | lt | Commen | ts | | |
| Rvd | 316 | - | - | | | | | |
| iopdcr_reserved_1 | 6 | R/W | 'b(| | Synopsys | s modify OTO | G IP, it's used to do a | |
| 2 | | | | | mux sele | mux selection. | | |
| ss_scaledown_mo | 54 | R/W | 'b0 | 0 | For OTG IP simulation scale down | | | |
| de | | | | | | | | |
| m_hbigendian | 3 | R/W | 'b(| | OTG ma | ster (dbus) en | dian | |
| s_hbigendian | 2 | R/W | 'b(|) | OTG slav | ve (rbus) endi | an | |
| from_frchs | 1 | R/W | 'b(|) | Select lin | nestate signals | s to OTG IP | |
| | | | | | 1: linesta | ate signals fro | om the output of forcehs | |
| | | | | | module | | | |
| | | | | | 0: linesta | ate signals f | from the signals before | |
| | | | | | forcehs n | nodule | | |
| otg_enable | 0 | R/W | 'b(|) | 1: enable | OTG, 0: disa | able OTG | |

1.16 REGISTER:: USB_OTGMUX_reg 0x9801_3844

| Module::usb | Register:: | | Set::1 | ATTR::ctrl | | Type:: SR | ADDR::0x9801_3844 |
|-------------|------------|-----|--------|------------|---|------------------|-------------------|
| | USB_OTGMU | | | | | | |
| | X_reg | | | | | | |
| Name | Bits | R/W | Defau | Default | | nts | |
| Rvd | 3125 | - | - | | - | | |



| | | | | A Subsidiary of Realtek Group |
|---------------|-----|-----|------|--|
| data_value[8] | 24 | R/W | 'b0 | Value of P1_DmPulldown (device=1'b0) |
| data_value[7] | 23 | R/W | 'b0 | Value of P1_DpPulldown (device=1'b0) |
| data_value[6] | 22 | R/W | 'b0 | Value of P1_IDPULLUP (device=1'b0) |
| data_value[5] | 21 | R/W | 'b0 | Value of otg_sessend (device=1'b0) |
| data_value[4] | 20 | R/W | 'b0 | Value of otg_vbusvalid (device=1'b1) |
| data_value[3] | 19 | R/W | 'b0 | Value of otg_bvalid (device=1'b1) |
| data_value[2] | 18 | R/W | 'b0 | Value of otg_avalid (device=1'b1) |
| data_value[1] | 17 | R/W | 'b0 | Value of otg_iddig (device=1'b1) |
| data_value[0] | 16 | R/W | 'b0 | Value of otg_hostdisconnect (device=1'b0) |
| Rvd | 159 | - | - | - |
| data_mux[8] | 8 | R/W | 'b0 | P1_DmPulldown=~otg_enable?1'b1: data_mux[8]?data_value[8]: otg_dmpulldown; |
| data_mux[7] | 7 | R/W | 'b0 | P1_DpPulldown=~otg_enable ? 1'b1 : data_mux[7] ? data_value[7] : otg_dppulldown; |
| data_mux[6] | 6 | R/W | 'b0 | P1_IDPULLUP=~otg_enable ? 1'b0 : data_mux[6] ? data_value[6] : otg_idpullup; |
| data_mux[5] | 5 | R/W | 'b0 | 0: otg_sessend from port1 PHY 1: otg_sessend from data_value[5] |
| data_mux[4] | 4 | R/W | , p0 | 0: otg_vbusvalid from port1 PHY 1: otg_vbusvalid from data_value[4] |
| data_mux[3] | 3 | R/W | ,p0 | 0: otg_bvalid from port1 PHY 1: otg_bvalid from data_value[3] |
| data_mux[2] | 2 | R/W | , p0 | 0: otg_avalid from port1 PHY 1: otg_avalid from data_value[2] |
| data_mux[1] | 1 | R/W | 'b0 | 0: otg_iddig from port1 PHY 1: otg_iddig from data_value[1] |
| data_mux[0] | 0 | R/W | 'b0 | 0: otg_hostdisconnect from port1 PHY 1: otg_hostdisconnect from data_value[0] |

Note: When OTG device mode, this register should set 0x001e_01ff.

| Module::usb | Register:: | | Set::1 | ATTR::ctrl | | Type::SR | ADDR::0x9801_3848 |
|------------------|------------|-----|---------|------------|----------|----------|-------------------|
| | USB_dum | my3 | | | | | |
| | 848_reg | | | | | | |
| Name | Bits | R/W | Default | | Comments | | |
| Rvd | 319 | - | - | | - | | |
| prt_pwren_reg_ds | 87 | R/W | 'b0 | | | | |



| | | | | 11 Substitute of the transfer |
|-------------------|----|-----|-----|---|
| prt_pwren_ctrl | 65 | R/W | 'b0 | |
| prt_ovrcur_reg_ds | 43 | R/W | 'b0 | |
| prt_ovrcur_ctrl | 21 | R/W | 'b0 | |
| usb_dbg_ctrl | 0 | R/W | 'b0 | |

1.18 REGISTER:: USB_dummy1_reg 0x9801_384c

| Module::usb | Register:: USB_dum 84c_reg | USB_dummy3 | | AT | TR:: ctrl | Type::SR | ADDR::0x9801_384c |
|--------------------------|----------------------------|------------|-------|----|------------------|---------------|-------------------|
| Name | Bits | R/W | Defau | lt | Commer | nts | |
| Rvd | 312 | - | - | | - | | |
| usb_ldo_en | 1 | R/W | 'bC |) | enable UP | HY LDO ,defau | ılt:disable |
| usb3_isolate_mad 2phy | 0 | R/W | 'b0 |) | Isolate ena | ble U3PHY wh | en disable USB3 |

| Module::usb | Register:: | | Set::1 AT | TR::ctrl | Type::SR | ADDR::0x9801_3850 | | | | | |
|--------------------------------|-----------------|------|-----------|------------------|------------------|-------------------|--|--|--|--|--|
| | USB_BIST RL reg | Г_СТ | | > | | | | | | | |
| | | | | | | | | | | | |
| Name | Bits | R/W | Default | Commer | Comments | | | | | | |
| Rvd | 3123 | - | - | - | | | | | | | |
| usb2_bist1_rme_1 | 22 | R/W | 'b0 | Bist1 RM | l enable | | | | | | |
| usb2_bist1_rm_1 | 2118 | R/W | 3'h0 | Bist1 RM | l value | | | | | | |
| usb2_bist1_rme_0 |) 17 | R/W | 'b0 | Bist1 RM0 |) enable | | | | | | |
| usb2_bist1_rm_0 | 1613 | R/W | 3'h0 | Bist1 RM0 value | | | | | | | |
| usb2_drf_bist1_te st_resume | 12 | R/W | 'b0 | Bist1 drf r | Bist1 drf resume | | | | | | |
| usb2_drf_bist1_er | n 11 | R/W | 'b0 | Bist1 drf e | nable | | | | | | |
| usb2_bist1_en | 10 | R/W | 'b0 | Bist1 enab | ole | | | | | | |
| usb2_bist1_mode | 9 | R/W | 'b0 | Bist1 test mode | | | | | | | |
| usb2_bist2_rme | 8 | R/W | 'b0 | bist2 RM enable | | | | | | | |
| usb2_bist2_rm | 74 | R/W | 3'h0 | bist2 RM value | | | | | | | |
| usb2_drf_bist2_te st_resume | 3 | R/W | 'b0 | bist2 drf resume | | | | | | | |



| usb2_drf_bist2_en | 2 | R/W | 'b0 | bist2 drf enable |
|-------------------|---|-----|-----|------------------|
| usb2_bist2_en | 1 | R/W | 'b0 | bist2 enable |
| usb2_bist2_mode | 0 | R/W | 'b0 | bist2 test mode |



1.20 REGISTER:: USB_BIST_STS_reg

0x9801_3854

| τ | Register:: JSB_BIST _reg | г_ѕт | Set::1 AT | ΓR:: ctrl | | | |
|--------------------------------|--------------------------------|-----------|--------------------------------|----------------------------|--|--|--|
| Name | Bits | R/W | Default | Comments | | | |
| Rvd | 3112 | (- | - | - | | | |
| usb2_drf_bist2_fa il_1 | 11 | R | , p0 | Bist1 1 drf test fail | | | |
| usb2_drf_bist2_fa il_0 | 10 | R | 'b0 | Bist1 0 drf test fail | | | |
| usb2_drf_bist2_st art_pause | 9 | R | 'b0 Bist1 drf test start pause | | | | |
| usb2_drf_bist1_do ne | 8 | R | 'b0 | Bist1 drf test done | | | |
| usb2_bist1_fail_1 | 7 | R | 'b0 | Bist1 1 test fail | | | |
| usb2_bist1_fail_0 | 6 | R | 'b0 | Bist1 0 test fail | | | |
| usb2_bist1_done | 5 | R | 'b0 | Bist1 test done | | | |
| usb2_drf_bist2_fa il | 4 | R | 'b0 | Bist2 drf test fail | | | |
| usb2_drf_bist2_st art_pause | 3 | R | 'b0 | Bist2 drf test start pause | | | |
| usb2_drf_bist2_do ne | 2 | R | 'b0 | Bist2 drf test done | | | |



| usb2_bist2_fail | 1 | R | 'b0 | Bist2 test fail |
|-----------------|---|---|-----|-----------------|
| usb2_bist2_done | 0 | R | 'b0 | Bist2 test done |

1.21 REGISTER:: USB2_BC_CTL_REG

0x9801_3858

| | _ | SB2_BC_CTL_ Set:: | | t::1 | ATTR::ctrl | Type::SR | ADDR::0x9801_3858 |
|------------------------|---------------------|-------------------|-----|------|------------|--------------------------|--|
| | REG | | | | | | |
| Name | | Bits | R/W | | Default | | Comments |
| Rvd | | 3115 | - | | - | - | |
| hst_pow_charge_ | | 13 | R/W | | 'b0 | | rge, high enable |
| hst_vdm_src_en_ | .1_usb2 | 12 | R/W | | 'b0 | Enable VD enable | M_SRC output, high |
| hst_idp_sink_en_ | _1_usb2 | 11 | R/W | | 'b0 | Enable DP enable | current sink, high |
| hst_app_div_en_1 | 1_usb2 | 10 | R/W | | 'b0 | Enable App | ole mode, high enable |
| hst_app_div_sel_ | 1_usb2 | 9 | R/W | | 'b0 | 2.1A/1A 0: DP=2.0V | e charge current /, DM=2.7V /, DM=2.0V |
| hst_dcp_app_con sb2 | np_en_1_u | 8 | R/W | | 'b0 | | parator for detect mode, high enable |
| hst_note_div_en_ | _1_usb2 | 7 | R/W | | 'b0 | Enable NO DP=1.25V | TE mode, high enable, |
| hst_dcp_en_1_us | b2 | 6 | R/W | | ,p0 | Enable DC short DP ar | P mode, high enable, and DM. |
| dev_pow_charge_ | _1_usb2 | 5 | R/W | | 'b0 | Enable char | rger, high enable |
| dev_dcp_chg_mo | | 4 | R/W | | 'b0 | 1: select DO | HG_DET detect CP_DET detect |
| dev_vdp_src_en_ | | 3 | R/W | | ,p0 | enable | output voltage, high |
| dev_vdm_src_en_ | _ | 2 | R/W | | 'b0 | enable | output voltage, high |
| dev_idp_sink_en_ | _1_ usb2 | 1 | R/W | | 'b0 | Enable DP enable | current sink, high |
| dev_idm_sink_en | 1_1_usb2 | 0 | R/W | | 'b0 | Enable DM enable | current sink, high |

1.22 REGISTER:: USB2_BC_STS2_REG

0x9801_385C

| | | | _ | _ | | | - |
|----------------------|--------------|-------------------------|----|--|-------------|--------------------------|-------------------|
| Module::usb | Register::US | Register::USB2_BC_STS2_ | | | ATTR::nor | Type::SR | ADDR::0x9801_385c |
| | REG | | | | | | |
| Nan | ne | Bits | R/ | W | Default | Comments | |
| Rvd | | 318 | - | - | = | - | |
| hst_prtbl_det_1 | l_usb2 | 7 | R | 1 | 'b0 | | |
| hst_comp_out_ | 1_usb2 | 6 | R | 1 | 'b0 | Debug sign | ıal |
| hst_sh_out_1_u | usb2 | 5 | R | | 'b0 | Debug signal | |
| hst_v0p07_out | _1_usb2 | 4 | R | | 'b0 | DP>0.35V, output=low, | |
| | | | | | | DP<0.35V | , output=high |
| hst_v0p41_out_1_usb2 | | 3 | R | R 'b0 | | DM>THD, output=low, | |
| | | | | DM <thd,< td=""><td>output=high</td></thd,<> | output=high | | |
| hst_v0p46_out | _1_usb2 | 2 | R | 2 | ʻb1 | don't care. Output=high. | |
| dev chg det 1 | usb2 | 1 | R | { | 'b0 | Detector re | sult |



| | | | | | A Substatary of Realter Group |
|--------------------|---|---|-----|-----------------|-------------------------------|
| dev_dcp_det_1_usb2 | 0 | R | 'b0 | Detector result | |

1.23 REGISTER:: USB2_dummy_0_REG

0x9801_3860

| Module::usb | Register::USB2_dummy_0_ REG | | | Set::1 | ATTR::ctrl | Type::SR | ADDR::0x9801_3860 |
|------------------|--------------------------------|---|---------|-----------|-------------------|----------|-------------------|
| Name Bits R/V | | W | Default | | Comments | | |
| dummy_60 310 R/W | | W | 32'h0 | dummy reg | gister, default=0 | | |

1.24 REGISTER:: USB2_dummy_1_REG

0x9801_3864

| Module::usb | Register::US REG | SB2_dummy_1_ | | | | ATTR::ctrl | Type::SR | ADDR::0x9801_3864 |
|-------------|---------------------|--------------|----|---|--------------|------------|-----------|-------------------|
| Nan | ne | Bits | R/ | W | | Default | | Comments |
| dummy_64 | | 310 R/V | | W | 32'hFFFF_FFF | | dummy reg | gister, default=1 |
| | | | | | | F | | |

1.25 REGISTER:: USB2_DBUS_PWR_CTRL_REG 0x9801_3868

| Module::usb | Register::US R_CTRL_R | | | ::1 ATTR | ::ctrl | Type::SR | ADDR::0x9801_3868 |
|----------------|--------------------------|------|-----|----------|--------|----------|-------------------|
| Nan | ne | Bits | R/W | Defau | lt | | Comments |
| Rvd | | 3112 | - | - | | - | |
| clk_en_gap | | 1110 | R/W | 2'h0 | | | |
| sram_ls_gap | | 98 | R/W | 2'h0 | | | |
| Rvd | | 72 | - | - | | - | |
| dbus_pwr_ctrl_ | _swrst | 1 | R/W | 1'b0 | | | |
| dbus_pwr_ctrl_ | _en | 0 | R/W | 1'b0 | | | |



| | A Subsidiary of Realtek Group |
|----------------------------------|-------------------------------|
| 1.26 REGISTER:: HCCAPBASE | 0x9801_3000 |
| 1.27 REGISTER:: HCSPARAMS | 0x9801_3004 |
| 1.28 REGISTER:: HCCPARAMS | 0x9801_3008 |
| 1.29 REGISTER:: USBCMD | 0x9801_3010 |
| 1.30 REGISTER:: USBSTS | 0x9801_3014 |
| 1.31 REGISTER:: USBINTR | 0x9801_3018 |
| 1.32 REGISTER:: FRINDEX | 0x9801_301c |
| 1.33 REGISTER:: CTRLDSSEGMENT | 0x9801_3020 |
| 1.34 REGISTER:: PERIODICLISTBASE | 0x9801_3024 |
| 1.35 REGISTER:: ASYNCLISTADDR | 0x9801_3028 |
| 1.36 REGISTER:: CONFIGFLAG | 0x9801_3050 |
| 1.37 REGISTER:: PORTSC_0 | 0x9801_3054 |
| 1.38 REGISTER:: INSNREG00 | 0x9801_3090 |

| Name | bits | Read/Write | Reset State | Comments |
|-------------------|------|------------|-------------|-------------------------------|
| Microframe length | 31-1 | R/W | 31'b0 | |
| select | 0 | R/W | 1'b0 | 0: from input, 1: from [31:1] |

1.39 REGISTER:: INSNREG01 0x9801_3094

| Name | bits | Read/Write | Reset State | Comments |
|---------------|-------|------------|-------------|-------------------|
| OUT threshold | 31-16 | R/W | 0040 | 0100=256x4B=1024B |
| IN threshold | 15-0 | R/W | 0040 | 0040=64x4B=256B |

1.40 REGISTER:: INSNREG02 0x9801_3098

1.41 REGISTER:: INSNREG03 0x9801_309c

| Name | bits | Read/Write | Reset State | Comments |
|----------|------|------------|-------------|----------|
| Reserved | 31-1 | _ | _ | |



| Break | Memory | 0 | R/W | 0 | 1: enable, 0: disable |
|----------|--------|---|-----|---|-----------------------|
| Transfer | | | | | |

1.42 REGISTER:: INSNREG04 0x9801_30a0

1.43 REGISTER:: INSNREG05 0x9801_30a4

| Name | bits | Read/Write | Reset State | Comments |
|-------------|-------|------------|-------------|------------|
| Reserved | 31-18 | - | - | - |
| vBusy | 17 | R/W | 1'b0 | |
| Port number | 16-13 | R/W | 4'b0 | 0001 |
| vload | 12 | R/W | 1'b1 | Low active |
| vcontrol | 11-8 | R/W | 4'b0 | |
| Vstatus_in | 7-0 | R/W | 8'b0 | |





| | A Subsidiary of Realter Group |
|------------------------------------|-------------------------------|
| 1.44 REGISTER:: HcRevision | 0x9801_3400 |
| 1.45 REGISTER:: HcControl | 0x9801_3404 |
| 1.46 REGISTER:: HcCommandStatus | 0x9801_3408 |
| 1.47 REGISTER:: HcInterruptStatus | 0x9801_340c |
| 1.48 REGISTER:: HcInterruptEnable | 0x9801_3410 |
| 1.49 REGISTER:: HcInterruptDisable | 0x9801_3414 |
| 1.50 REGISTER:: HcHCCA | 0x9801_3418 |
| 1.51 REGISTER:: HcPeriodCurrentED | 0x9801_341c |
| 1.52 REGISTER:: HcControlHeadED | 0x9801_3420 |
| 1.53 REGISTER:: HcControlCurrentED | 0x9801_3424 |
| 1.54 REGISTER:: HcBulkHeadED | 0x9801_3428 |
| 1.55 REGISTER:: HcBulkCurrentED | 0x9801_342c |
| 1.56 REGISTER:: HcDoneHead | 0x9801_3430 |
| 1.57 REGISTER:: HcFmInterval | 0x9801_3434 |
| 1.58 REGISTER:: HcFmRemaining | 0x9801_3438 |
| 1.59 REGISTER:: HcFmNumber | 0x9801_343c |
| 1.60 REGISTER:: HcPeriodicStart | 0x9801_3440 |
| 1.61 REGISTER:: HcLSThreshold | 0x9801_3444 |
| 1.62 REGISTER:: HcRhDescriptorA | 0x9801_3448 |
| 1.63 REGISTER:: HcRhDescriptorB | 0x9801_344c |
| 1.64 REGISTER:: HcRhStatus | 0x9801_3450 |
| 1.65 REGISTER:: HcRhPortStatus[1] | 0x9801_3454 |



1.66 OTG REGISTERS

0x981E_0000 ~ 0x981E_ffff




FIGURE 5-1 OTG CSR Memory Map