

C2M0160120D

Silicon Carbide Power MOSFET C2M MOSFET Technology

N-Channel Enhancement Mode

Features

- High Blocking Voltage with Low On-Resistance
- High Speed Switching with Low Capacitances
- Easy to Parallel and Simple to Drive
- Avalanche Ruggedness
- · Resistant to Latch-Up
- Halogen Free, RoHS Compliant

Benefits

- · Higher System Efficiency
- Reduced Cooling Requirements
- Increased Power Density
- Increased System Switching Frequency

Applications

- Solar Inverters
- Switch Mode Power Supplies
- High Voltage DC/DC Converters
- LED Lighting Power Supplies

V_{DS} 1200 V $I_{D@25°C}$ 18 A $R_{DS(on)}$ 160 mΩ


Package







TO-247-3



Part Number	Package	
C2M0160120D	TO-247-3	

Maximum Ratings (T_c = 25 °C unless otherwise specified)

Symbol	Parameter	Value	Unit	Test Conditions	Note
V _{DSmax}	Drain - Source Voltage	1200	٧	V _{GS} = 0 V, I _D = 100 μA	
V_{GSmax}	Gate - Source Voltage	-10/+25	٧	Absolute maximum values	
V_{GSop}	Gate - Source Voltage	-5/+20	٧	Recommended operational values	
	Continuous Drain Current	18	A	V _{GS} = 20 V, T _C = 25°C	Fig. 19
I _D	Continuous Drain Current	12	A	V _{GS} = 20 V, T _C = 100°C	
I _{D(pulse)}	Pulsed Drain Current	40	А	Pulse width t _P limited by T _{jmax}	Fig. 22
P _D	Power Dissipation	125	W	$T_{c}=25^{\circ}\text{C}$, $T_{J}=150^{\circ}\text{C}$	Fig. 20
T _J , T _{stg}	Operating Junction and Storage Temperature	-55 to +150	°C		
T _L	Solder Temperature	260	°C	1.6mm (0.063") from case for 10s	
M _d	Mounting Torque	1 8.8	Nm lbf-in	M3 or 6-32 screw	



Electrical Characteristics ($T_c = 25^{\circ}C$ unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions	Note	
V _{(BR)DSS}	Drain-Source Breakdown Voltage	1200			V	V _{GS} = 0 V, I _D = 100 μA		
V	Gate Threshold Voltage	2.0	2.9	4	V	V _{DS} = V _{GS} , I _{DS} = 2.5 mA	Fig. 11	
$V_{GS(th)}$	Gate Threshold Voltage		2.4		V	$V_{DS} = V_{GS}$, $I_{DS} = 2.5$ mA, $T_{J} = 150$ °C	Tig. 11	
I _{DSS}	Zero Gate Voltage Drain Current		1	100	μA	V _{DS} = 1200 V, V _{GS} = 0 V		
I_{GSS}	Gate-Source Leakage Current			250	nA	V _{GS} = 20 V, V _{DS} = 0 V		
$R_{DS(on)}$	Drain-Source On-State Resistance		160	196	mΩ	V _{GS} = 20 V, I _D = 10 A	Fig. 4, 5, 6	
- DS(on)	J. a 334.33 31 314.3 133.314.133		290	ļ		V _{GS} = 20 V, I _D = 10A, T _J = 150°C	1.19. 1, 0, 0	
g _{fs}	Transconductance		3.8	<u> </u>	S	V _{DS} = 20 V, I _{DS} = 10 A	Fig. 7	
919			5.3	ļ		V _{DS} = 20 V, I _{DS} = 10 A, T _J = 150°C		
C _{iss}	Input Capacitance		606]	V _{GS} = 0 V		
C_{oss}	Output Capacitance		55		pF	V _{DS} = 1000 V	Fig. 17, 18	
C_{rss}	Reverse Transfer Capacitance		5			f = 1 MHz		
E _{oss}	C _{oss} Stored Energy		28		μJ	Vac = 25 mV	Fig. 16	
E _{AS}	Avalanche Energy, Single Pluse		600		mJ	I _D = 10A, V _{DD} = 50V	Fig. 29	
Eon	Turn-On Switching Energy		121			$V_{DS} = 800 \text{ V, } V_{GS} = -5/20 \text{ V, } I_{D} = 10 \text{A, } R_{G(ext)} =$	Fig. 25	
E _{OFF}	Turn Off Switching Energy		48		μJ	2.5Ω, L= 434μΗ	Fig. 25	
t _{d(on)}	Turn-On Delay Time		7			V _{DD} = 800 V, V _{GS} = -5/20 V		
t_{r}	Rise Time		9		ns $I_D = 10 \text{ A}$ $R_{G(ext)} = 2.5 \Omega, R_L = 80 \Omega$ Timing relative to V_{DS}	I _D = 10 A	Fig. 27	
$t_{\text{d(off)}} \\$	Turn-Off Delay Time		13			Timing relative to V _{DS}	Fig. 27	
t_f	Fall Time		14			Per IEC60747-8-4 pg 83		
$R_{G(int)}$	Internal Gate Resistance		6.5		Ω	f = 1 MHz, V _{AC} = 25 mV		
Q_{gs}	Gate to Source Charge		11			V _{DS} = 800 V, V _{GS} = -5/20 V		
$Q_{\text{gd}} \\$	Gate to Drain Charge		17		nC	I _D = 10 A	Fig. 12	
Qg	Total Gate Charge		40			Per IEC60747-8-4 pg 21		

Reverse Diode Characteristics


Symbol	Parameter	Тур.	Мах.	Unit	Test Conditions	Note
V	Diode Forward Voltage	3.9		V	V _{GS} = -5 V, I _F =5 A	Fig. 0.0.10
$V_{ ext{SD}}$	Diode Forward Voltage	3.5		V	V _{GS} = -5V, I _F =5 A, T _J = 150 °C	Fig. 8,9, 10
Is	Continuous Diode Forward Current		25	А	T _C = 25°C	Note 1
t _{rr}	Reverse Recovery Time	20		ns		
Q_{rr}	Reverse Recovery Charge	192		nC	V _{GS} = - 5 V, I _{SD} = 10 A, V _R = 800 V dif/dt = 2400 A/µs	Note 1
I _{rrm}	Peak Reverse Recovery Current	16		А	- απ/ατ 240070 μο	

Note (1): When using SiC Body Diode the maximum recommended $\rm V_{\rm GS}$ = -5V

Thermal Characteristics

Symbol	Parameter	Тур.	Max.	Unit	Test Conditions	Note
$R_{\theta JC}$	Thermal Resistance from Junction to Case	0.9	1.0			
R _{0JA}	Thermal Resistance From Junction to Ambient		40	K/W		Fig. 21









Figure 1. Output Characteristics T_J = -55 °C









Figure 3. Output Characteristics T_J = 150 °C

Figure 4. Normalized On-Resistance vs. Temperature







Figure 5. On-Resistance vs. Drain Current For Various Temperatures

Figure 6. On-Resistance vs. Temperature For Various Gate Voltage










Figure 7. Transfer Characteristic for Various Junction Temperatures









Figure 9. Body Diode Characteristic at 25 °C

Figure 10. Body Diode Characteristic at 150 °C







Figure 11. Threshold Voltage vs. Temperature

Figure 12. Gate Charge Characteristics






-2 -7 -6 -5 -4 -3 -1 0 0 Drain-Source Current, I_{DS} (A) -10 -15 -20 -25 -30 Conditions: -35 T_J = 25 °C t_p < 200 μs Drain-Source Voltage V_{DS} (V)

Figure 13. 3rd Quadrant Characteristic at -55 °C









Figure 15. 3rd Quadrant Characteristic at 150 °C

Figure 16. Output Capacitor Stored Energy







Figure 17. Capacitances vs. Drain-Source Voltage (0 - 200V)

Figure 18. Capacitances vs. Drain-Source Voltage (0 - 1000V)






140 Conditions T_J ≤ 150 °C 120 Maximum Dissipated Power, P_{tot} (W) 100 80 60 40 20 -55 -30 20 45 70 95 120 145 Case Temperature, T_C (°C)

Figure 19. Continuous Drain Current Derating vs.

Case Temperature

Figure 20. Maximum Power Dissipation Derating vs.

Case Temperature







Figure 21. Transient Thermal Impedance (Junction - Case)

Figure 22. Safe Operating Area







Figure 23. Clamped Inductive Switching Energy vs. Drain Current ($V_{DS} = 600 \text{ V}$)


Figure 24. Clamped Inductive Switching Energy vs. Drain Current (V_{DS} = 800 V)






Conditions: I_{DS} = 10 A V_{DD} = 800 V $R_{G(ext)} = 2.5 \Omega$ $V_{GS} = -5V/+20 V$ L = 434 µH 300 FWD = C4D08120A Switching Loss (µJ) 200 100 0 150 175 50 75 100 200 0 25 125 Junction Temperature, T_J (°C)

Figure 25. Clamped Inductive Switching Energy vs. $R_{\text{G(ext)}}$








Figure 27. Switching Times vs. $R_{G(ext)}$

Figure 28. Switching Times Definition




Figure 29. Single Avalanche SOA curve



Test Circuit Schematic




Figure 30. Clamped Inductive Switching Waveform Test Circuit




Figure 31. Body Diode Recovery Test Circuit


ESD Ratings

ESD Test	Total Devices Sampled	Resulting Classification
ESD-HBM	All Devices Passed 1000V	2 (>2000V)
ESD-MM	All Devices Passed 400V	C (>400V)
ESD-CDM	All Devices Passed 1000V	IV (>1000V)



Package Dimensions

Package TO-247-3






Pinout Information:

- Pin 1 = Gate Pin 2, 4 = Drain
- Pin 3 = Source

POS	Inc	hes	Millin	neters	
POS	Min	Max	Min	Max	
A	.190	.205	4.83	5.21	
AL	.890	.100	2.29	2.54	
A2	.875	.005	1.91	2.16	
	1842	.852	1.07	1.39	
14	.875	.895	1.91	241	
1/2	.875	.005	1.91	2.16	
13	.113	.133	2.87	3.30	
H	.113	.123	2.87	3.13	
¢	.022	.827	0.55	0.68	
٥	.019	.03L	20.80	21.10	
01	ı 64 0	.695	16.25	17.65	
D2	.037	.848	0.95	1.25	
E	4620	.635	15.75	16.13	
ET	.516	.557	13.10	34.15	
12	.145	.201	3.68	5.10	
E3	.839	.875	1.00	1.90	
84	.467	,529	12.38	13.43	
•	,234	BSC	5.44 BSC		
	**		3		
ı	.760	1808	19.61	20.32	
u	.161	.173	4.10	4.48	
89	.138	-144	3.51	3.65	
Q	.216	-,236	5.49	6.08	
5	,238	,248	6.04	6.30	
T	9"	11,	9"	u"	
ν	9"	11,	9"	u"	
٧	2"	•	2"	6"	
w	2"	0,	2"	6"	

Recommended Solder Pad Layout



-	
TO-247-3	

Part Number	Package	Marking
C2M0160120D	TO-247-3	C2M0160120



Notes

RoHS Compliance

The levels of RoHS restricted materials in this product are below the maximum concentration values (also referred to as the threshold limits) permitted for such substances, or are used in an exempted application, in accordance with EU Directive 2011/65/EC (RoHS2), as implemented January 2, 2013. RoHS Declarations for this product can be obtained from your Cree representative or from the Product Documentation sections of www.cree.com.

REACh Compliance

REACh substances of high concern (SVHCs) information is available for this product. Since the European Chemical Agency (ECHA) has published notice of their intent to frequently revise the SVHC listing for the foreseeable future, please contact a Cree representative to insure you get the most up-to-date REACh SVHC Declaration. REACh banned substance information (REACh Article 67) is also available upon request.

This product has not been designed or tested for use in, and is not intended for use in, applications implanted into the human body
nor in applications in which failure of the product could lead to death, personal injury or property damage, including but not limited
to equipment used in the operation of nuclear facilities, life-support machines, cardiac defibrillators or similar emergency medical
equipment, aircraft navigation or communication or control systems, air traffic control systems.

Related Links

- C2M PSPICE Models: http://wolfspeed.com/power/tools-and-support
- SiC MOSFET Isolated Gate Driver reference design: http://wolfspeed.com/power/tools-and-support
- SiC MOSFET Evaluation Board: http://wolfspeed.com/power/tools-and-support