# 512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit (x8) Many-Time Programmable Flash SST37VF512 / SST37VF010 / SST37VF020 / SST37VF040



Data Sheet

#### **FEATURES:**

- Organized as 64K x8 / 128K x8 / 256K x8 / 512K x8
- 2.7-3.6V Read Operation
- Superior Reliability
  - Endurance: At least 1000 Cycles
  - Greater than 100 years Data Retention
- Low Power Consumption:
  - Active Current: 10 mA (typical)Standby Current: 2 µA (typical)
- Fast Read Access Time:
  - 70 ns
  - 90 ns
- Latched Address and Data

#### Fast Byte-Program Operation:

- Byte-Program Time: 10 μs (typical)
- Chip Program Time:
  - 0.6 seconds (typical) for SST37VF512
  - 1.2 seconds (typical) for SST37VF010
  - 2.4 seconds (typical) for SST37VF020
  - 4.8 seconds (typical) for SST37VF040
- Electrical Erase Using Programmer
  - Does not require UV source
  - Chip-Erase Time: 100 ms (typical)
- CMOS I/O Compatibility
- JEDEC Standard Byte-wide Flash EEPROM Pinouts
- Packages Available
  - 32-pin PLCC
  - 32-pin TSOP (8mm x 14mm)
  - 32-pin PDIP

#### PRODUCT DESCRIPTION

The SST37VF512/010/020/040 devices are 64K x8 / 128K x8 / 256K x8 / 512K x8 CMOS, Many-Time Programmable (MTP), low cost flash, manufactured with SST's proprietary, high performance CMOS SuperFlash technology. The split-gate cell design and thick oxide tunneling injector attain better reliability and manufacturability compared with alternate approaches. The SST37VF512/010/020/040 can be electrically erased and programmed at least 1000 times using an external programmer, e.g., to change the contents of devices in inventory. The SST37VF512/010/020/040 have to be erased prior to programming. These devices conform to JEDEC standard pinouts for byte-wide flash memories.

Featuring high performance Byte-Program, the SST37VF512/010/020/040 provide a typical Byte-Program time of 10  $\mu$ s. Designed, manufactured, and tested for a wide spectrum of applications, these devices are offered with an endurance of at least 1000 cycles. Data retention is rated at greater than 100 years.

The SST37VF512/010/020/040 are suited for applications that require infrequent writes and low power nonvolatile storage. These devices will improve flexibility, efficiency, and performance while matching the low cost in nonvolatile applications that currently use UV-EPROMs, OTPs, and mask ROMs.

To meet surface mount and conventional through hole requirements, the SST37VF512/010/020/040 are offered in 32-pin PLCC, TSOP, and PDIP packages. See Figures 1, 2, and 3 for pinouts.

#### **Device Operation**

The SST37VF512/010/020/040 devices are nonvolatile memory solutions that can be used instead of standard flash devices if in-system programmability is not required. It is functionally (Read) and pin compatible with industry standard flash products. The device supports electrical Erase operation via an external programmer.

#### Read

The Read operation of the SST37VF512/010/020/040 is controlled by CE# and OE#. Both CE# and OE# have to be low for the system to obtain data from the outputs. Once the address is stable, the address access time is equal to the delay from CE# to output ( $T_{CE}$ ). Data is available at the output after a delay of TOE from the falling edge of OE#, assuming the CE# pin has been low and the addresses have been stable for at least  $T_{CE}$  -  $T_{OE}$ . When the CE# pin is high, the chip is deselected and a standby current of only 10  $\mu$ A (typical) is consumed. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when either CE# or OE# is  $V_{IH}$ . Refer to Figure 4 for the timing diagram.



**Data Sheet** 

#### **Byte-Program Operation**

The SST37VF512/010/020/040 are programmed by using an external programmer. The programming mode is activated by asserting 12V ( $\pm$ 5%) on OE# pin and V<sub>IL</sub> on CE# pin. The device is programmed using a single pulse (WE# pin low) of 10 µs per byte. Using the MTP programming algorithm, the Byte-Program process continues byte-bybyte until the entire chip has been programmed. Refer to Figure 10 for the flowchart and Figure 6 for the timing diagram.

#### **Chip-Erase Operation**

The only way to change a data from a "0" to "1" is by electrical erase that changes every bit in the device to "1". The SST37VF512/010/020/040 use an electrical Chip-Erase operation. The entire chip can be erased in 100 ms (WE# pin low). In order to activate erase mode, the 12V ( $\pm$ 5%) is applied to OE# and A9 pins while CE# is low. All other address and data pins are "don't care". The falling edge of WE# will start the Chip-Erase operation. Once the chip has been erased, all bytes must be verified for FFH. Refer to Figure 9 for the flowchart and Figure 5 for the timing diagram.

#### **Product Identification Mode**

The Product Identification mode identifies the devices as SST37VF512, SST37VF010, SST37VF020, and SST37VF040 and manufacturer as SST. This mode may be accessed by the hardware method. To activate this mode, the programming equipment must force  $V_H$  (12V±5%) on address  $A_9$ . Two identifier bytes may then be sequenced from the device outputs by toggling address line  $A_0$ . For details, see Table 3 for hardware operation.

TABLE 1: PRODUCT IDENTIFICATION


	Address	Data
Manufacturer's ID	0000H	BFH
Device ID		
SST37VF512	0001H	C4H
SST37VF010	0001H	C5H
SST37VF020	0001H	C6H
SST37VF040	0001H	C2H

T1.2 397

#### **Design Considerations**

The SST37VF512/010/020/040 should have a  $0.1\mu F$  ceramic high frequency, low inductance capacitor connected between  $V_{DD}$  and GND. This capacitor should be placed as close to the package terminals as possible.

OE# and  $A_9$  must remain stable at  $V_H$  for the entire duration of an Erase operation. OE# must remain stable at  $V_H$  for the entire duration of the Program operation.








FIGURE 1: PIN ASSIGNMENTS FOR 32-PIN PLCC




FIGURE 2: PIN ASSIGNMENTS FOR 32-PIN TSOP (8MM x 14MM)



**Data Sheet** 




FIGURE 3: PIN ASSIGNMENTS FOR 32-PIN PDIP

**TABLE 2: PIN DESCRIPTION** 

Symbol	Pin Name	Functions
A <sub>MS</sub> <sup>1</sup> -A <sub>0</sub>	Address Inputs	To provide memory addresses.
DQ <sub>7</sub> -DQ <sub>0</sub>	Data Input/output	To output data during Read cycles and receive input data during Program cycles. The outputs are in tri-state when OE# or CE# is high.
CE#	Chip Enable	To activate the device when CE# is low.
WE#	Write Enable	To program or erase (WE# = V <sub>IL</sub> pulse during Program or Erase)
OE#	Output Enable	To gate the data output buffers during Read operation when low
$V_{DD}$	Power Supply	To provide 3.0V supply (2.7-3.6V)
V <sub>SS</sub>	Ground	
NC	No Connection	Unconnected pins.

T2.1 397

<sup>1.</sup>  $A_{MS}$  = Most significant address  $A_{MS}$  =  $A_{15}$  for SST37VF512,  $A_{16}$  for SST37VF010,  $A_{17}$  for SST37VF020, and  $A_{18}$  for SST37VF040



**Data Sheet** 

**TABLE 3: OPERATION MODES SELECTION** 

Mode	CE#	WE#	A <sub>9</sub>	OE#	DQ	Address
Read	$V_{IL}$	$V_{IH}$	A <sub>IN</sub>	$V_{IL}$	D <sub>OUT</sub>	A <sub>IN</sub>
Output Disable	$V_{IL}$	X	Χ	$V_{IH}$	High Z	A <sub>IN</sub>
Standby	$V_{IH}$	X	Χ	Χ	High Z	X
Chip-Erase	$V_{IL}$	$V_{IL}$	$V_{H}$	$V_{H}$	High Z	X
Byte-Program	$V_{IL}$	$V_{IL}$	A <sub>IN</sub>	$V_{H}$	D <sub>IN</sub>	A <sub>IN</sub>
Program/Erase Inhibit	Χ	$V_{IH}$	Х	Χ	High Z	X
	Χ	X	Х	$V_{\text{IL}}$ or $V_{\text{IH}}$	High Z/ D <sub>OUT</sub>	X
Product Identification	$V_{IL}$	V <sub>IH</sub>	V <sub>H</sub>	$V_{IL}$	Manufacturer's ID (BFH) Device ID <sup>1</sup>	$A_{MS}^2 - A_1 = V_{IL}, A_0 = V_{IL}$ $A_{MS}^2 - A_1 = V_{IL}, A_0 = V_{IH}$

T3.1 397

 $A_{MS} = A_{15}$  for SST37VF512,  $A_{16}$  for SST37VF010,  $A_{17}$  for SST37VF020, and  $A_{18}$  for SST37VF040

**Note:**  $X = V_{IL}$  or  $V_{IH}$  (or  $V_H$  in case of OE# and A<sub>9</sub>)

 $V_{H} = 12V \pm 5\%$ 

**Absolute Maximum Stress Ratings** (Applied conditions greater than those listed under "Absolute Maximum Stress Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Temperature Under Bias	55°C to +125°C
Storage Temperature	65°C to +150°C
D. C. Voltage on Any Pin to Ground Potential	0.5V to V <sub>DD</sub> + 0.5V
Transient Voltage (<20 ns) on Any Pin to Ground Potential	1.0V to V <sub>DD</sub> + 1.0V
Voltage on A <sub>9</sub> Pin to Ground Potential	0.5V to 13.2V
Package Power Dissipation Capability (Ta = 25°C)	1.0W
Through Hold Lead Soldering Temperature (10 Seconds)	300°C
Surface Mount Lead Soldering Temperature (3 Seconds)	240°C
Output Short Circuit Current <sup>1</sup>	50 mA
1. Outputs shorted for no more than one second. No more than one output shorted at a time.	

#### **OPERATING RANGE**

Range	Ambient Temp	$V_{DD}$
Commercial	0°C to +70°C	2.7-3.6V

#### **AC CONDITIONS OF TEST**

Input Rise/Fall Time	5 ns
Output Load	$C_L = 100 \text{ pF}$
See Figures 7 and 8	

<sup>1.</sup> Device ID = C4H for SST37VF512, C5H for SST37VF020, C6H for SST37VF020, and C2H for SST37VF040

<sup>2.</sup> A<sub>MS</sub> = Most significant address



**Data Sheet** 

TABLE 4: READ MODE DC OPERATING CHARACTERISTICS VDD=2.7-3.6V (Ta = 0°C to +70°C (Commercial))

		Limits			
Symbol	Parameter	Min Max Units		Units	Test Conditions
I <sub>DD</sub>	V <sub>DD</sub> Read Current		Address input=V <sub>IL</sub> /V <sub>IH</sub> , at f=1/T <sub>RC</sub> V <sub>DD</sub> =V <sub>DD</sub> Max		Address input=V <sub>IL</sub> /V <sub>IH</sub> , at f=1/T <sub>RC</sub> Min V <sub>DD</sub> =V <sub>DD</sub> Max
			12	mA	CE#=OE#=V <sub>IL</sub> , all I/Os open
I <sub>SB</sub>	Standby V <sub>DD</sub> Current		15	μΑ	CE#=V <sub>IHC</sub> , V <sub>DD</sub> =V <sub>DD</sub> Max
ILI	Input Leakage Current		1	μΑ	V <sub>IN</sub> =GND to V <sub>DD</sub> , V <sub>DD</sub> =V <sub>DD</sub> Max
$I_{LO}$	Output Leakage Current		10	μΑ	V <sub>OUT</sub> =GND to V <sub>DD</sub> , V <sub>DD</sub> =V <sub>DD</sub> Max
V <sub>IL</sub>	Input Low Voltage		0.8	V	V <sub>DD</sub> =V <sub>DD</sub> Min
$V_{IH}$	Input High Voltage	0.7 V <sub>DD</sub>		V	V <sub>DD</sub> =V <sub>DD</sub> Max
$V_{IHC}$	Input High Voltage (CMOS)	V <sub>DD</sub> -0.3		V	V <sub>DD</sub> =V <sub>DD</sub> Max
V <sub>OL</sub>	Output Low Voltage		0.2	V	I <sub>OL</sub> =100 μA, V <sub>DD</sub> =V <sub>DD</sub> Min
$V_{OH}$	Output High Voltage	V <sub>DD</sub> -0.3		V	I <sub>OH</sub> =-100 μA, V <sub>DD</sub> =V <sub>DD</sub> Min
I <sub>H</sub>	Supervoltage Current for A <sub>9</sub> for Read-ID		200	μΑ	CE#=OE#=V <sub>IL</sub> , A <sub>9</sub> =V <sub>H</sub> Max

T4.3 397

#### TABLE 5: PROGRAM/ERASE DC OPERATING CHARACTERISTICS V<sub>DD</sub>=2.7-3.6V (Ta = 25°C±5°C)

		Limits		5	
Symbol	Parameter	Min	Max	Units	Test Conditions
$I_{DD}$	V <sub>DD</sub> Erase or Program Current		20	mA	CE#=V <sub>IL</sub> , OE#=V <sub>H</sub> , V <sub>DD</sub> =V <sub>DD</sub> Max, WE#=V <sub>IL</sub>
I <sub>LI</sub>	Input Leakage Current		1	μΑ	$V_{IN}$ =GND to $V_{DD}$ , $V_{DD}$ = $V_{DD}$ Max
$I_{LO}$	Output Leakage Current		10	μΑ	$V_{OUT}$ =GND to $V_{DD}$ , $V_{DD}$ = $V_{DD}$ Max
V <sub>H</sub>	Supervoltage for A <sub>9</sub> and OE#	11.4	12.6	V	
I <sub>H</sub>	Supervoltage Current for A <sub>9</sub> and OE#		200	μΑ	$OE\#=V_H$ Max, $A_9=V_H$ Max, $V_{DD}=V_{DD}$ Max, $CE\#=V_{IL}$

T5.1 397

#### TABLE 6: RECOMMENDED SYSTEM POWER-UP TIMINGS

Symbol	Parameter	Minimum	Units
T <sub>PU-READ</sub> <sup>1</sup>	Power-up to Read Operation	100	μs
T <sub>PU-WRITE</sub> <sup>1</sup>	Power-up to Write Operation	100	μs

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

T6.1 397

#### TABLE 7: CAPACITANCE (Ta = 25°C, f=1 Mhz, other pins open)

Parameter	Description	Test Condition	Maximum
C <sub>I/O</sub> <sup>1</sup>	I/O Pin Capacitance	$V_{I/O} = 0V$	12 pF
C <sub>IN</sub> <sup>1</sup>	Input Capacitance	$V_{IN} = 0V$	6 pF

T7.0 397

#### **TABLE 8: RELIABILITY CHARACTERISTICS**

Symbol	Parameter	Minimum Specification		Test Method
N <sub>END</sub> <sup>1</sup>	Endurance	10,000	Cycles	JEDEC Standard A117
T <sub>DR</sub> <sup>1</sup>	Data Retention	100	Years	JEDEC Standard A103
I <sub>LTH</sub> <sup>1</sup>	Latch Up	100 + I <sub>DD</sub>	mA	JEDEC Standard 78

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

T8.3 397

<sup>1.</sup> This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.



**Data Sheet** 

#### **AC CHARACTERISTICS**

TABLE 9: READ CYCLE TIMING PARAMETERS  $V_{DD} = 2.7-3.6V$  (Ta = 0°C to +70°C (Commercial))

		SST37VF512-70 SST37VF010-70 SST37VF020-70 SST37VF040-70		SST37VF512-90 SST37VF010-90 SST37VF020-90 SST37VF040-90		
Symbol	Parameter	Min	Max	Min	Max	Units
T <sub>RC</sub>	Read Cycle Time	70		90		ns
T <sub>CE</sub>	Chip Enable Access Time		70		90	ns
T <sub>AA</sub>	Address Access Time		70		90	ns
T <sub>OE</sub>	Output Enable Access Time		35		45	ns
T <sub>CLZ</sub> <sup>1</sup>	CE# Low to Active Output	0		0		ns
T <sub>OLZ</sub> <sup>1</sup>	OE# Low to Active Output	0		0		ns
T <sub>CHZ</sub> <sup>1</sup>	CE# High to High-Z Output		30		30	ns
T <sub>OHZ</sub> <sup>1</sup>	OE# High to High-Z Output		30		30	ns
T <sub>OH</sub> <sup>1</sup>	Output Hold from Address Change	0		0		ns

T9.2 397

TABLE 10: PROGRAM/ERASE CYCLE TIMING PARAMETERS  $V_{DD} = 2.7-3.6V$  (Ta = 25°C±5°C)


Symbol	Parameter	Min	Max	Units
T <sub>BP</sub>	Byte-Program Time	12	20	μs
T <sub>CES</sub>	CE# Setup Time	1		ns
$T_{CEH}$	CE# Hold Time	1		ns
T <sub>AS</sub>	Address Setup Time	1		ns
$T_{AH}$	Address Hold Time	1		ns
$T_{DS}$	Data Setup Time	1		ns
$T_{DH}$	Data Hold Time	1		ns
$T_{PRT}$	OE# Rise Time for Program and Erase	1		ns
$T_{VPS}$	OE# Setup Time for Program and Erase	1		ns
$T_{VPH}$	OE# Hold Time for Program and Erase	1		ns
$T_PW$	WE# Program Pulse Width	10	15	ns
$T_{EW}$	WE# Erase Pulse Width	100	500	ns
$T_VR$	OE#/A <sub>9</sub> Recovery Time for Erase	1		ns
$T_{ART}$	A <sub>9</sub> Rise Time to 12V during Erase	1		ns
T <sub>A9S</sub>	A <sub>9</sub> Setup Time during Erase	1		ms
T <sub>A9H</sub>	A <sub>9</sub> Hold Time during Erase	1		ms

T10.0 397

<sup>1.</sup> This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.



**Data Sheet** 



397 ILL F03.0

FIGURE 4: READ CYCLE TIMING DIAGRAM




FIGURE 5: CHIP-ERASE TIMING DIAGRAM









FIGURE 6: BYTE-PROGRAM TIMING DIAGRAM



**Data Sheet** 



AC test inputs are driven at  $V_{IHT}$  (0.9  $V_{DD}$ ) for a logic "1" and  $V_{ILT}$  (0.1  $V_{DD}$ ) for a logic "0". Measurement reference points for inputs and outputs are  $V_{IT}$  (0.5 V) and  $V_{OT}$  (0.5  $V_{DD}$ ). Input rise and fall times (10%  $\leftrightarrow$  90%) are <5 ns.

FIGURE 7: AC INPUT/OUTPUT REFERENCE WAVEFORMS




FIGURE 8: A TEST LOAD EXAMPLE






FIGURE 9: CHIP-ERASE ALGORITHM







FIGURE 10: BYTE-PROGRAM ALGORITHM



**Data Sheet** 



#### SST37VF512 Valid combinations

SST37VF512-70-3C-NH SST37VF512-70-3C-WH SST37VF512-90-3C-PH SST37VF512-90-3C-PH

#### SST37VF010 Valid combinations

SST37VF010-70-3C-NH SST37VF010-70-3C-WH SST37VF010-90-3C-PH SST37VF010-90-3C-PH

#### SST37VF020 Valid combinations

SST37VF020-70-3C-NH SST37VF020-70-3C-WH SST37VF020-90-3C-PH SST37VF020-90-3C-PH

#### SST37VF040 Valid combinations


SST37VF040-70-3C-NH SST37VF040-70-3C-WH SST37VF040-90-3C-PH SST37VF040-90-3C-PH

**Example:** Valid combinations are those products in mass production or will be in mass production. Consult your SST sales representative to confirm availability of valid combinations and to determine availability of new combinations.



**Data Sheet** 

#### **PACKAGING DIAGRAMS**



32-PIN PLASTIC LEAD CHIP CARRIER (PLCC) SST PACKAGE CODE: NH

Pin # 1 Identifier

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05

1.05


1.05

1.05

32-PIN THIN SMALL OUTLINE PACKAGE (TSOP) 8MM X 14MM SST PACKAGE CODE: WH



**Data Sheet** 



32-PIN PLASTIC DUAL-IN-LINE PACKAGE (PDIP) SST PACKAGE CODE: PH



Data Sheet

Silicon Storage Technology, Inc. • 1171 Sonora Court • Sunnyvale, CA 94086 • Telephone 408-735-9110 • Fax 408-735-9036 www.SuperFlash.com or www.ssti.com