



MX26C1000A

1M-BIT [128K x 8] CMOS
MULTIPLE-TIME-PROGRAMMABLE-EPROM

FEATURES

- 128K x 8 organization
- +5V operating power supply
- +12.75V program/erase voltage
- Electric erase instead of UV light erase
- Fast access time: 70/90/100/120/150 ns
- Totally static operation
- Completely TTL compatible

- Operating current: 30mA
- Standby current: 100uA
- 100 minimum erase/program cycles
- Package type:
 - 32 pin PDIP
 - 32 pin SOP
 - 32 pin PLCC
 - 32 pin TSOP(I)

PATENTED TECHNOLOGY


GENERAL DESCRIPTION

The MX26C1000A is a 12.75V/5V, 1M-bit MTP EPROM™ (Multiple Time Programmable Read Only Memory). It is organized as 128K words by 8 bits per word, operates from a + 5 volt supply, has a static standby mode, and features fast address location programming. It is designed to be reprogrammed and erased by an EPROM programmer or on-board. All programming/erasing signals are TTL levels, requiring a


single pulse. The MX26C1000A supports an intelligent quick pulse programming algorithm which can result in a programming time of less than 30 seconds.

This MTP EPROM™ is packaged in industry standard 32 pin dual-in-line packages, 32 pin PLCC packages or 32 pin TSOP packages and 32 pin SOP packages.

PIN CONFIGURATIONS



BLOCK DIAGRAM



PIN DESCRIPTION

SYMBOL	PIN NAME
A0~A16	Address Input
Q0~Q7	Data Input/Output
CE	Chip Enable Input
OE	Output Enable Input
VPP	Program Supply Voltage
NC	No Internal Connection
VCC	Power Supply Pin (+5V)
GND	Ground Pin

FUNCTIONAL DESCRIPTION

When the MX26C1000A is delivered, or it is erased, the chip has all 1000K bits in the "ONE", or HIGH state. "ZEROS" are loaded into the MX26C1000 through the procedure of programming.

PROGRAMMING MODE PROGRAMMING ALGORITHM

The MX26C1000A is programmed by an EPROM programmer or on-board. The device is set up in the programming mode when the programming voltage $V_{PP} = 12.75V$ is applied, with $V_{CC} = 5V$ and $\overline{PGM} = V_{IH}$ (Algorithm shown in Figure 1). Programming is achieved by applying a single TTL low level 25us pulse to the \overline{PGM} input after addresses and data lines are stable. If the data is not verified, additional pulses are applied for a maximum of 20 pulses. After the data is verified, one 25us pulse is applied to overprogram the byte so that program margin is assured. This process is repeated while sequencing through each address of the device. When programming is completed, the data at all the address is verified at $V_{CC} = V_{PP} = 5V \pm 10\%$.

The V_{CC} supply of the MXIC On-Board Programming Algorithm is designed to be $5V \pm 10\%$ particularly to facilitate the programming operation under the on-board application environment. But it can also be implemented in an industrial-standard EPROM programmer.

COMPATIBILITY WITH MX27C1000 FAST PROGRAMMING ALGORITHM

Besides the On-Board Programming Algorithm, the Fast Programming Algorithm of MX27C1000 also applies to MX26C1000A. MXIC Fast Algorithm is the conventional EPROM programming algorithm and is available in industrial-standard EPROM programmers. A user of industrial-standard EPROM programmer can choose either of the algorithms base on his preference.

The device is set up in the fast programming mode when the programming voltage $V_{PP} = 12.75V$ is applied, with $V_{CC} = 6.25V$ and $\overline{PGM} = V_{IL}$ (or $\overline{OE} = V_{IH}$) (Algorithm is shown in Figure 2). The programming is achieved by applying a single TTL low level 25~100us pulse is applied for a maximum of 25 pulses. This process is repeated while sequencing through each address of the device. When the programming mode is completed, the data in all address is verified at $V_{CC} = V_{PP} = 5V \pm 10\%$.

ERASE MODE

The MX26C1000A is erased by an EPROM programmer or in-system. The device is set up in erase mode when the $A9 = V_{PP} = 12.75V$ are applied, with $V_{CC} = 5V$ and $\overline{PGM} = V_{IL}$. (Algorithm shown in Figure 3). Erase time is around 1sec. If the erase is not verified, an additional erase processes will be repeated for a maximum of 200 times.

PROGRAM INHIBIT MODE

Programming of multiple MX26C1000s in parallel with different data is also easily accomplished by using the Program Inhibit Mode. Except for \overline{CE} and \overline{OE} , all like inputs of the parallel MX26C1000 may be common. A TTL low-level program pulse applied to an MX26C1000A \overline{CE} input with $V_{PP} = 12.75 \pm 0.25V$ and $\overline{PGM} = \text{LOW}$ will program that MX26C1000A. A high-level \overline{CE} input inhibits the other MX26C1000A from being programmed.

PROGRAM VERIFY MODE

Verification should be performed on the programmed bits to determine that they were correctly programmed. Verification should be performed with \overline{OE} and \overline{CE} , at V_{IL} , \overline{PGM} at V_{IH} , and V_{PP} at its programming voltage.

ERASE VERIFY MODE

Verification should be performed on the erased chip to determine that the whole chip(all bits) was correctly erased. Verification should be performed with \overline{OE} and \overline{CE} at V_{IL} , \overline{PGM} at V_{IH} , and $V_{CC} = 5V$, $V_{PP} = 12.5V$.

AUTO IDENTIFY MODE

The auto identify mode allows the reading out of a binary code from an MTP that will identify its manufacturer and device type. This mode is intended for use by the programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ}C \pm 5^{\circ}C$ ambient temperature range that is required when programming the MX26C1000A.

To activate this mode, the programming equipment must force 12.75V on address line A9 of the device. Two

identifier bytes may then be sequenced from the device outputs by toggling address line A0 from VIL to VIH. All other address lines must be held at VIL during auto identify mode.

Byte 0 (A0 = VIL) represents the manufacturer code, and byte 1 (A0 = VIH), the device identifier code. For the MX26C1000A, these two identifier bytes are given in the Mode Select Table. All identifiers for the manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

READ MODE

The MX26C1000A has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from \overline{CE} to output (t_{CE}). Data is available at the outputs t_{OE} after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least $t_{ACC} - t_{OE}$.

STANDBY MODE

The MX26C1000A has a CMOS standby mode which reduces the maximum VCC current to 100 μ A. It is placed in CMOS standby when \overline{CE} is at $V_{CC} \pm 0.3$ V. The MX26C1000A also has a TTL-standby mode which reduces the maximum VCC current to 1.5 mA. It is placed in TTL-standby when \overline{CE} is at VIH. When in standby mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.

TWO-LINE OUTPUT CONTROL FUNCTION

To accommodate multiple memory connections, a two-line control function is provided to allow for:

1. Low memory power dissipation,
2. Assurance that output bus contention will not occur.

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus.

This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

SYSTEM CONSIDERATIONS

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μ F ceramic capacitor (high frequency, low inherent inductance) should be used on each device between VCC and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7 μ F bulk electrolytic capacitor should be used between VCC and GND for each of the eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

MODE	PINS						OUTPUTS
	\overline{CE}	\overline{OE}	\overline{PGM}	A0	A9	VPP	
Read	VIL	VIL	X	X	X	VCC	DOUT
Output Disable	VIL	VIH	X	X	X	VCC	High Z
Standby (TTL)	VIH	X	X	X	X	VCC	High Z
Standby (CMOS)	VCC	X	X	X	X	VCC	High Z
Program	VIL	VIH	VIL	X	X	VPP	DIN
Program Verify	VIL	VIL	VIH	X	X	VPP	DOUT
Erase	VIL	VIH	VIL	X	VPP	VPP	HIGH Z
Erase Verify	VIL	VIL	VIH	X	X	VPP	DOUT
Program Inhibit	VIH	X	X	X	X	VPP	High Z
Manufacturer Code	VIL	VIL	X	VIL	VH	VCC	C2H
Device Code(26C1000)	VIL	VIL	X	VIH	VH	VCC	D2H

NOTES: 1. VH = 12.0 V \pm 0.5 V

2. X = Either VIH or VIL(For auto select)

3. A1 - A8 = A10 - A16 = VIL(For auto select)

4. See DC Programming Characteristics for VPP voltage during programming.

FIGURE 1. PROGRAMMING FLOW CHART




FIGURE 2. COMPATIBILITY WITH MX27C1000 FAST PROGRAMMING FLOW CHART







FIGURE 3. ERASING MODE FLOW CHART


SWITCHING TEST CIRCUITS



SWITCHING TEST WAVEFORMS



ABSOLUTE MAXIMUM RATINGS

RATING	VALUE
Ambient Operating Temperature	0°C to 70°C
Storage Temperature	-65°C to 125°C
Applied Input Voltage	-0.5V to 7.0V
Applied Output Voltage	-0.5V to VCC + 0.5V
VCC to Ground Potential	-0.5V to 7.0V
A9 & Vpp	-0.5V to 13.5V

NOTICE:

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended period may affect reliability.

NOTICE:

Specifications contained within the following tables are subject to change.

DC CHARACTERISTICS TA = 0°C to 70°C, VCC = 5V ± 10%

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
VOH	Output High Voltage	2.4		V	IOH = -0.4mA
VOL	Output Low Voltage		0.4	V	IOL = 2.1mA
VIH	Input High Voltage	2.0	VCC + 0.5	V	
VIL	Input Low Voltage	-0.3	0.8	V	
ILI	Input Leakage Current	-10	10	uA	VIN = 0 to 5.5V
ILO	Output Leakage Current	-10	10	uA	VOUT = 0 to 5.5V
ICC3	VCC Power-Down Current		100	uA	$\overline{CE} = VCC \pm 0.3V$
ICC2	VCC Standby Current		1.5	mA	$\overline{CE} = VIH$
ICC1	VCC Active Current		30	mA	$\overline{CE} = VIL, f=5MHz, I_{out} = 0mA$
IPP	VPP Supply Current Read		100	uA	$\overline{CE} = \overline{OE} = VIL, VPP = 5.5V$

CAPACITANCE TA = 25°C, f = 1.0 MHz (Sampled only)

SYMBOL	PARAMETER	TYP.	MAX.	UNIT	CONDITIONS
CIN	Input Capacitance	8	8	pF	VIN = 0V
COUT	Output Capacitance	8	12	pF	VOUT = 0V
CVPP	VPP Capacitance	18	25	pF	VPP = 0V



AC CHARACTERISTICS TA = 0°C to 70°C, VCC = 5V± 10%

SYMBOL	PARAMETER	26C1000A		26C1000A		UNIT	CONDITIONS
		MIN.	MAX.	MIN.	MAX.		
tACC	Address to Output Delay		70		90	ns	$\overline{CE} = \overline{OE} = VIL$
tCE	Chip Enable to Output Delay		70		90	ns	$\overline{OE} = VIL$
tOE	Output Enable to Output Delay		35		40	ns	$\overline{CE} = VIL$
tDF	\overline{OE} High to Output Float, or \overline{CE} High to Output Float	0	20	0	25	ns	
tOH	Output Hold from Address, \overline{CE} or \overline{OE} which ever occurred firs	0		0		ns	

SYMBOL	PARAMETER	26C1000A		26C1000A		26C1000A		UNIT	CONDITIONS
		-10		-12		-15			
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
tACC	Address to Output Delay		100		120		150	ns	$\overline{CE} = \overline{OE} = \text{VIL}$
tCE	Chip Enable to Output Delay		100		120		150	ns	$\overline{OE} = \text{VIL}$
tOE	Output Enable to Output Delay		45		50		65	ns	$\overline{CE} = \text{VIL}$
tDF	\overline{OE} High to Output Float, or \overline{CE} High to Output Float	0	30	0	35	0	50	ns	
tOH	Output Hold from Address, \overline{CE} or OE which ever occurred first	0		0		0		ns	

DC PROGRAMMING CHARACTERISTICS TA = 25°C ± 5°C


SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
VOH	Output High Voltage	2.4		V	IOH = -0.40mA
VOL	Output Low Voltage		0.4	V	IOL = 2.1mA
VIH	Input High Voltage	2.0	VCC + 0.5	V	
VIL	Input Low Voltage	-0.3	0.8	V	
ILI	Input Leakage Current	-10	10	uA	VIN = 0 to 5.5V
VH	A9 Auto Select Voltage	11.5	12.5	V	
ICC3	VCC Supply Current (Program/Erase & Verify)		50	mA	
IPP2	VPP Supply Current(Program)/Erase		50	mA	$\overline{CE} = \overline{PGM} = VIL$, $\overline{OE} = VIH$
VCC2	Programming & Erase Supply Voltage	4.5	6.5	V	
VPP2	Programming & Erase Voltage	12.5	13.0	V	
IPP A9	A9 Auto Select Current /Erase		1	mA	$\overline{CE} = PGM = VIL$, $\overline{OE} = VIH$

AC PROGRAMMING CHARACTERISTICS $T_A = 25^\circ\text{C} \pm 5^\circ\text{C}$


SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
tAS	Address Setup Time	2.0		us	
tOES	$\overline{\text{OE}}$ Setup Time	2.0		us	
tDS	Data Setup Time	2.0		us	
tAH	Address Hold Time	0		us	
tDH	Data Hold Time	2.0		us	
tDFP	$\overline{\text{CE}}$ to Output Float Delay	0	130	ns	
tVPS	VPP Setup Time	2.0		us	
tPW	Program Pulse Width	20	105	us	
tVCS	VCC Setup Time	2.0		us	
tDV	Data Valid from $\overline{\text{CE}}$		250	ns	
tCES	$\overline{\text{CE}}$ Setup Time	2.0		us	
tOE	Data valid from $\overline{\text{OE}}$		150	ns	
tER	Erase Recovery Time	0.5		s	
tPR	Program Recovery Time	2		us	
tEW	Erase Pulse Width	0.5		s	
tEV	Erase Verify Time		200	ns	
tPV	Program Verify Time		200	ns	
tA9S	A9 Setup Time	2.0		us	
tPVS	Program Verify Setup	2		us	
tEVS	Erase Verify Setup	0.5		s	

WAVEFORMS


READ CYCLE



PROGRAMMING WAVEFORMS



ERASE WAVEFORMS





ORDERING INFORMATION

PLASTIC PACKAGE


PART NO.	ACCESS TIME(ns)	OPERATING CURRENT MAX.(mA)	STANDBY CURRENT MAX.(uA)	PACKAGE
MX26C1000APC-70 70	30	100	100	32 Pin DIP
MX26C1000AMC-70 70	30	100	100	32 Pin SOP
MX26C1000AQC-70 70	30	100	100	32 Pin PLCC
MX26C1000ATC-70 70	30	100	100	32 Pin TSOP
MX26C1000APC-90 90	30	100	100	32 Pin DIP
MX26C1000AMC-90 90	30	100	100	32 Pin SOP
MX26C1000AQC-90 90	30	100	100	32 Pin PLCC
MX26C1000ATC-90 90	30	100	100	32 Pin TSOP
MX26C1000APC-10 100	30	100	100	32 Pin DIP
MX26C1000AMC-10 100	30	100	100	32 Pin SOP
MX26C1000AQC-10 100	30	100	100	32 Pin PLCC
MX26C1000ATC-10 100	30	100	100	32 Pin TSOP
MX26C1000APC-12 120	30	100	100	32 Pin DIP
MX26C1000AMC-12 120	30	100	100	32 Pin SOP
MX26C1000AQC-12 120	30	100	100	32 Pin PLCC
MX26C1000ATC-12 120	30	100	100	32 Pin TSOP
MX26C1000APC-15 150	30	100	100	32 Pin DIP
MX26C1000AMC-15 150	30	100	100	32 Pin SOP
MX26C1000AQC-15 150	30	100	100	32 Pin PLCC
MX26C1000ATC-15 150	30	100	100	32 Pin TSOP

PACKAGE INFORMATION

32-PIN PLASTIC DIP(600 mil)

ITEM	MILLIMETERS	INCHES
A	42.13 max.	1.660 max.
B	1.90 [REF]	.075 [REF]
C	2.54 [TP]	.100 [TP]
D	.46 [Typ.]	.018 [Typ.]
E	38.07	1.500
F	1.27 [Typ.]	.050 [Typ.]
G	3.30 ± .25	.130 ± .010
H	.51 [REF]	.020 [REF]
I	3.94 ± .25	.155 ± .010
J	5.33 max.	.210 max.
K	15.22 ± .25	.600 ± .010
L	13.97 ± .25	.550 ± .010
M	.25 [Typ.]	.010 [Typ.]


NOTE: Each lead centerline is located within .25 mm[.01 inch] of its true position [TP] at maximum material condition.



32-PIN PLASTIC LEADED CHIP CARRIER (PLCC)

ITEM	MILLIMETERS	INCHES
A	12.44 ± .13	.490 ± .005
B	11.50 ± .13	.453 ± .005
C	14.04 ± .13	.553 ± .005
D	14.98 ± .13	.590 ± .005
E	1.93	.076
F	3.30 ± .25	.130 ± .010
G	2.03 ± .13	.080 ± .005
H	.51 ± .13	.020 ± .005
I	1.27 [Typ.]	.050 [Typ.]
J	.71 [REF]	.028 [REF]
K	.46 [REF]	.018 [REF]
L	10.40/12.94 (W) (L)	.410/.510 (W) (L)
M	.89 R	.035 R
N	.25 (TYP.)	.010 (TYP.)

NOTE: Each lead centerline is located within .25 mm[.01 inch] of its true position [TP] at maximum material condition.




PACKAGE INFORMATION

32-PIN PLASTIC TSOP

ITEM	MILLIMETERS	INCHES
A	20.0 ± .20	.078 ± .006
B	18.40 ± .10	.724 ± .004
C	8.20 max.	.323 max.
D	0.15 [Typ.]	.006 [Typ.]
E	.80 [Typ.]	.031 [Typ.]
F	.20 ± .10	.008 ± .004
G	.30 ± .10	.012 ± .004
H	.50 [Typ.]	.020 [Typ.]
I	.45 max.	.018 max.
J	0 ~ .20	0 ~ .008
K	1.00 ± .10	.039 ± .004
L	1.27 max.	.050 max.
M	.50	.020
N	19.00	.748
O	0 ~ 5	.500


NOTE: Each lead centerline is located within .25 mm [.01 inch] of its true position [TP] at a maximum material condition.



32-PIN PLASTIC SOP (450 mil)

ITEM	MILLIMETERS	INCHES
A	20.95 max.	.825 max.
B	1.00 [REF]	.039 [REF]
C	1.27 [TP]	.050 [TP]
D	.40 [Typ.]	.016 [Typ.]
E	.05 min.	.002 min.
F	3.05 max.	.120 max.
G	2.69 ± .13	.106 ± .005
H	14.12 ± .25	.556 ± .010
I	11.30 ± .13	.445 ± .005
J	1.42	.056
K	.20 [Typ.]	.008 [Typ.]
L	.79	.031

NOTE: Each lead centerline is located within .25 mm [.01 inch] of its true position [TP] at maximum material condition.



Revision History

Revision #	Description	Date
1.1	Eraseing mode flow chart: Chip erase(5s)---> (1s). Programming waveforms: \overline{CE} changed.	4/10/1997
1.2	MTP ROM----> MTP EPROM Chip erase(1s)---->0.5s. X = 60?--->200? Switching Test Waveforms revise. tEW Erase Pulse Width 1 sec---> 0.5sec Programming/erase waveforms modifiction. VPP: from 12.0~13V to 12.5~13V.	5/30/1997
1.3	Erase Verify Time: 60---->200.	7/25/1997
1.4	Change Part Name: 26C1000 ---> 26C1000A	11/05/1997
1.5	Change tPW:Min. 95us --> Min. 20us Programming flow chart revised. Mode Select Table, Erase Mode A9=VH-->A9=VPP. Erase flow chart revised.	2/10/1998



MX26C1000A

MACRONIX INTERNATIONAL Co., LTD.

HEADQUARTERS:

TEL: +886-3-578-8888

FAX: +886-3-578-8887

EUROPE OFFICE:

TEL: +32-2-456-8020

FAX: +32-2-456-8021

JAPAN OFFICE:

TEL: +81-44-246-9100

FAX: +81-44-246-9105

SINGAPORE OFFICE:

TEL: +65-747-2309

FAX: +65-748-4090

TAIPEI OFFICE:

TEL: +886-3-509-3300

FAX: +886-3-509-2200

MACRONIX AMERICA, INC.

TEL: +1-408-453-8088

FAX: +1-408-453-8488

CHICAGO OFFICE:

TEL: +1-847-963-1900

FAX: +1-847-963-1909

[http : //www.macronix.com](http://www.macronix.com)