

# Preliminary W27C020



## 256K $\times$ 8 ELECTRICALLY ERASABLE EPROM



### GENERAL DESCRIPTION

The W27C020 is a high speed, low power Electrically Erasable and Programmable Read Only Memory organized as 262144  $\times$  8 bits that operates on a single 5 volt power supply. The W27C020 provides an electrical chip erase function.


### FEATURES

- High speed access time:  
70/90/120 nS (max.)
- Read operating current: 30 mA (max.)
- Erase/Programming operating current:  
30 mA (max.)
- Standby current: 1 mA (max.)
- Single 5V power supply
- +14V erase/+12V programming voltage
- Fully static operation
- All inputs and outputs directly TTL/CMOS compatible
- Three-state outputs
- Available packages: 32-pin 600 mil DIP and PLCC

### PIN CONFIGURATIONS



### BLOCK DIAGRAM



### PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0–A17	Address Inputs
Q0–Q7	Data Inputs/Outputs
$\overline{\text{CE}}$	Chip Enable
$\overline{\text{OE}}$	Output Enable
PGM	Program Enable
VPP	Program/Erase Supply Voltage
Vcc	Power Supply
GND	Ground



## FUNCTIONAL DESCRIPTION

### Read Mode

Like conventional UVEPROMs, the W27C020 has two control functions, both of which produce data at the outputs.

$\overline{CE}$  is for power control and chip select.  $\overline{OE}$  controls the output buffer to gate data to the output pins. When addresses are stable, the address access time ( $T_{ACC}$ ) is equal to the delay from  $\overline{CE}$  to output ( $T_{CE}$ ), and data are available at the outputs  $T_{OE}$  after the falling edge of  $\overline{OE}$ , if  $T_{ACC}$  and  $T_{CE}$  timings are met.

### Erase Mode

The erase operation is the only way to change data from "0" to "1." Unlike conventional UVEPROMs, which use ultraviolet light to erase the contents of the entire chip (a procedure that requires up to half an hour), the W27C020 uses electrical erasure. Generally, the chip can be erased within 100 mS by using an EPROM writer with a special erase algorithm.

Erase mode is entered when  $V_{PP}$  is raised to  $V_{PE}$  (14V),  $V_{CC} = V_{CE}$  (5V),  $\overline{CE} = V_{IL}$  (0.8V or below but higher than GND),  $\overline{OE} = V_{IH}$  (2V or above but lower than  $V_{CC}$ ),  $A_9 = V_{ID}$  (14V),  $A_0 = V_{IL}$ , and all other address pins equal  $V_{IL}$  and data input pins equal  $V_{IH}$ . Pulsing  $\overline{PGM}$  low starts the erase operation.

### Erase Verify Mode

After an erase operation, all of the bytes in the chip must be verified to check whether they have been successfully erased to "1" or not. The erase verify mode automatically ensures a substantial erase margin. This mode will be entered after the erase operation if  $V_{PP} = V_{PE}$  (14V),  $\overline{CE} = V_{IL}$ , and  $\overline{OE} = V_{IL}$ ,  $\overline{PGM} = V_{IH}$ .

### Program Mode

Programming is performed exactly as it is in conventional UVEPROMs, and programming is the only way to change cell data from "1" to "0." The program mode is entered when  $V_{PP}$  is raised to  $V_{PP}$  (12V),  $V_{CC} = V_{CP}$  (5V),  $\overline{CE} = V_{IL}$ ,  $\overline{OE} = V_{IH}$ , the address pins equal the desired addresses, and the input pins equal the desired inputs. Pulsing  $\overline{PGM}$  low starts the programming operation.

### Program Verify Mode

All of the bytes in the chip must be verified to check whether they have been successfully programmed with the desired data or not. Hence, after each byte is programmed, a program verify operation should be performed. The program verify mode automatically ensures a substantial program margin. This mode will be entered after the program operation if  $V_{PP} = V_{PP}$  (12V),  $\overline{CE} = V_{IL}$ ,  $\overline{OE} = V_{IL}$ , and  $\overline{PGM} = V_{IH}$ .

### Erase/Program Inhibit

Erase or program inhibit mode allows parallel erasing or programming of multiple chips with different data. When  $\overline{CE} = V_{IH}$ , erasing or programming of non-target chips is inhibited, so that except for the  $\overline{CE}$ , the W27C020 may have common inputs.



## Standby Mode

The standby mode significantly reduces  $V_{CC}$  current. This mode is entered when  $\overline{CE} = V_{IH}$ . In standby mode, all outputs are in a high impedance state, independent of  $\overline{OE}$  and  $\overline{PGM}$ .

## Two-line Output Control

Since EPROMs are often used in large memory arrays, the W27C020 provides two control inputs for multiple memory connections. Two-line control provides for lowest possible memory power dissipation and ensures that data bus contention will not occur.

## System Considerations

EPROM power switching characteristics require careful device decoupling. System designers are concerned with three supply current issues: standby current levels ( $I_{SB}$ ), active current levels ( $I_{CC}$ ), and transient current peaks produced by the falling and rising edges of  $\overline{CE}$ . Transient current magnitudes depend on the device output's capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a 0.1  $\mu F$  ceramic capacitor connected between its  $V_{CC}$  and GND. This high frequency, low inherent-inductance capacitor should be placed as close as possible to the device. Additionally, for every eight devices, a 4.7  $\mu F$  electrolytic capacitor should be placed at the array's power supply connection between  $V_{CC}$  and GND. The bulk capacitor will overcome voltage slumps caused by PC board trace inductances.

## TABLE OF OPERATING MODES

$V_{PP} = 12V$ ,  $V_{PE} = 14V$ ,  $V_{HH} = 12V$ ,  $V_{CP} = 5V$ ,  $V_{CE} = 5V$ ,  $V_{ID} = 14V$ ,  $X = V_{IH}$  or  $V_{IL}$

MODE	PINS							
	$\overline{CE}$	$\overline{OE}$	$\overline{PGM}$	A0	A9	V <sub>CC</sub>	V <sub>PP</sub>	OUTPUTS
Read	V <sub>IL</sub>	V <sub>IL</sub>	X	X	X	V <sub>CC</sub>	V <sub>CC</sub>	DOUT
Output Disable	V <sub>IL</sub>	V <sub>IH</sub>	X	X	X	V <sub>CC</sub>	V <sub>CC</sub>	High Z
Standby (TTL)	V <sub>IH</sub>	X	X	X	X	V <sub>CC</sub>	V <sub>CC</sub>	High Z
Standby (CMOS)	$V_{CC} \pm 0.3V$	X	X	X	X	V <sub>CC</sub>	V <sub>CC</sub>	High Z
Program	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	X	X	V <sub>CP</sub>	V <sub>PP</sub>	DIN
Program Verify	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	X	X	V <sub>CC</sub>	V <sub>PP</sub>	DOUT
Program Inhibit	V <sub>IH</sub>	X	X	X	X	V <sub>CP</sub>	V <sub>PP</sub>	High Z
Erase	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>ID</sub>	V <sub>CE</sub>	V <sub>PE</sub>	FF (Hex)
Erase Verify	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	X	X	V <sub>CC</sub>	V <sub>PE</sub>	DOUT
Erase Inhibit	V <sub>IH</sub>	X	X	X	X	V <sub>CE</sub>	V <sub>PE</sub>	High Z
Product Identifier-manufacturer	V <sub>IL</sub>	V <sub>IL</sub>	X	V <sub>IL</sub>	V <sub>HH</sub>	V <sub>CC</sub>	V <sub>CC</sub>	DA (Hex)
Product Identifier-device	V <sub>IL</sub>	V <sub>IL</sub>	X	V <sub>IH</sub>	V <sub>HH</sub>	V <sub>CC</sub>	V <sub>CC</sub>	85 (Hex)



## DC CHARACTERISTICS

### Absolute Maximum Ratings

PARAMETER	RATING	UNIT
Ambient Temperature with Power Applied	-55 to +125	°C
Storage Temperature	-65 to +125	°C
Voltage on all Pins with Respect to Ground Except VCC, VPP and A9 Pins	-0.5 to VCC +0.5	V
Voltage on VCC Pin with Respect to Ground	-0.5 to +7	V
Voltage on VPP Pin with Respect to Ground	-0.5 to +14.5	V
Voltage on A9 Pin with Respect to Ground	-0.5 to +14.5	V

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

### DC Erase Characteristics

(TA = 25° C ±5° C, VCC = 5.0V ±5%, VHH = 14V)

PARAMETER	SYM.	CONDITIONS	LIMITS			UNIT
			MIN.	TYP.	MAX.	
Input Load Current	ILI	VIN = VIL or VIH	-10	-	10	μA
VCC Erase Current	ICP	$\overline{CE} = V_{IL}$ , $\overline{OE} = V_{IH}$ , $\overline{PGM} = V_{IL}$ , A9 = VHH	-	-	30	mA
VPP Erase Current	IPP	$\overline{CE} = V_{IL}$ , $\overline{OE} = V_{IH}$ , $\overline{PGM} = V_{IL}$ , A9 = VHH	-	-	30	mA
Input Low Voltage	VIL	-	-0.3	-	0.8	V
Input High Voltage	VIH	-	2.4	-	5.5	V
Output Low Voltage (Verify)	VOL	IOL = 2.1 mA	-	-	0.45	V
Output High Voltage (Verify)	VOH	IOH = -0.4 mA	2.4	-	-	V
A9 Erase Voltage	VID	-	13.75	14.0	14.25	V
VPP Erase Voltage	VPE	-	13.75	14.0	14.25	V
VCC Supply Voltage (Erase)	VCE	-	4.5	5.0	5.5	V

Note: VCC must be applied simultaneously or before VPP and removed simultaneously or after VPP.

## CAPACITANCE

(V<sub>CC</sub> = 5V, T<sub>A</sub> = 25° C, f = 1 MHz)


PARAMETER	SYMBOL	CONDITIONS	MAX.	UNIT
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> = 0V	6	pF
Output Capacitance	C <sub>OUT</sub>	V <sub>OUT</sub> = 0V	12	pF

## AC CHARACTERISTICS

### AC Test Conditions

PARAMETER	CONDITIONS	
	70 nS	90/120 nS
Input Pulse Levels	0 to 3.0V	0.45V to 2.4V
Input Rise and Fall Times	5 nS	10 nS
Input and Output Timing Reference Level	1.5V/1.5V	0.8V/2.0V
Output Load	C <sub>L</sub> = 30 pF, I <sub>OH</sub> /I <sub>OL</sub> = -0.4 mA/2.1 mA	C <sub>L</sub> = 100 pF, I <sub>OH</sub> /I <sub>OL</sub> = -0.4 mA/2.1 mA

### AC Test Load and Waveforms



## READ OPERATION DC CHARACTERISTICS

(V<sub>CC</sub> = 5.0V ±5%)

PARAMETER	SYM.	CONDITIONS	LIMITS			UNIT
			MIN.	TYP.	MAX.	
Input Load Current	I <sub>LI</sub>	V <sub>IN</sub> = 0V to V <sub>CC</sub>	-5	-	5	μA
Output Leakage Current	I <sub>LO</sub>	V <sub>OUT</sub> = 0V to V <sub>CC</sub>	-10	-	10	μA
Standby V <sub>CC</sub> Current (TTL input)	I <sub>SB</sub>	$\overline{CE} = V_{IH}$	-	-	1.0	mA
Standby V <sub>CC</sub> Current (CMOS input)	I <sub>SB1</sub>	$\overline{CE} = V_{CC} \pm 0.2V$	-	5	100	μA
V <sub>CC</sub> Operating Current	I <sub>CC</sub>	$\overline{CE} = V_{IL}$ I <sub>OUT</sub> = 0 mA f = 5 MHz	-	-	30	mA
V <sub>PP</sub> Operating Current	I <sub>PP</sub>	V <sub>PP</sub> = V <sub>CC</sub>	-	-	10	μA
Input Low Voltage	V <sub>IL</sub>	-	-0.3	-	0.8	V
Input High Voltage	V <sub>IH</sub>	-	2.2	-	V <sub>CC</sub> + 0.5	V
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 2.1 mA	-	-	0.45	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -0.4 mA	2.4	-	-	V
V <sub>PP</sub> Operating Voltage	V <sub>PP</sub>	-	V <sub>CC</sub> - 0.7	-	V <sub>CC</sub>	V

## READ OPERATION AC CHARACTERISTICS

(V<sub>CC</sub> = 5.0V ±5%, for 70, 90 and 120 nS; T<sub>A</sub> = 0 to 70° C)

PARAMETER	SYM.	W27C020-70		W27C020-90		W27C020-12		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Read Cycle Time	T <sub>RC</sub>	70	-	90	-	120	-	nS
Chip Enable Access Time	T <sub>CE</sub>	-	70	-	90	-	120	nS
Address Access Time	T <sub>ACC</sub>	-	70	-	90	-	120	nS
Output Enable Access Time	T <sub>OE</sub>	-	30	-	40	-	55	nS
$\overline{OE}$ High to High-Z Output	T <sub>DF</sub>	-	25	-	25	-	30	nS
Output Hold from Address Change	T <sub>OH</sub>	0	-	0	-	0	-	nS

Note: V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.



## DC PROGRAMMING CHARACTERISTICS

(VCC = 5.0V ±5%, TA = 25° C ±5° C)

PARAMETER	SYM.	CONDITIONS	LIMITS			UNIT
			MIN.	TYP.	MAX.	
Input Load Current	ILI	VIN = VIL or VIH	-	-	±10	μA
VCC Program Current	ICP	$\overline{CE} = V_{IL}$ , $\overline{OE} = V_{IH}$ , $\overline{PGM} = V_{IL}$	-	-	30	mA
VPP Program Current	IPP	$\overline{CE} = V_{IL}$ , $\overline{OE} = V_{IH}$ , $\overline{PGM} = V_{IL}$	-	-	30	mA
Input Low Voltage	VIL	-	-0.3	-	0.8	V
Input High Voltage	VIH	-	2.4	-	5.5	V
Output Low Voltage (Verify)	VOL	IOL = 2.1 mA	-	-	0.45	V
Output High Voltage (Verify)	VOH	IOH = -0.4 mA	2.4	-	-	V
A9 Silicon I. D. Voltage	VID	-	11.5	12.0	12.5	V
VPP Program Voltage	VPP	-	11.75	12.0	12.25	V
VCC Supply Voltage (Program)	VCP	-	4.5	5.0	5.5	V

## AC PROGRAMMING/ERASE CHARACTERISTICS


(VCC = 5.0V ±5%, TA = 25° C ±5° C)

PARAMETER	SYM.	LIMITS			UNIT
		MIN.	TYP.	MAX.	
VPP Setup Time	TVPS	2.0	-	-	μS
Address Setup Time	TAS	2.0	-	-	μS
Data Setup Time	TDS	2.0	-	-	μS
$\overline{PGM}$ Program Pulse Width	TPWP	95	100	105	μS
$\overline{PGM}$ Erase Pulse Width	TPWE	95	100	105	mS
Data Hold Time	TDH	2.0	-	-	μS
$\overline{OE}$ Setup Time	TOES	2.0	-	-	μS
Data Valid from $\overline{OE}$	TOEV	-	-	150	nS
$\overline{OE}$ High to Output High Z	TDFP	0	-	130	nS
Address Hold Time after $\overline{PGM}$ High	TAH	0	-	-	μS
Address Hold Time (Erase)	TAHE	2.0	-	-	μS
$\overline{CE}$ Setup Time	TCES	2.0	-	-	μS


Note: VCC must be applied simultaneously or before VPP and removed simultaneously or after VPP.

## TIMING WAVEFORMS

### AC Read Waveform



### Erase Waveform









Timing Waveforms, continued


## Programming Waveform



## SMART PROGRAMMING ALGORITHM



## SMART ERASE ALGORITHM



## Preliminary W27C020



### ORDERING INFORMATION


PART NO.	ACCESS TIME (nS)	POWER SUPPLY CURRENT MAX. (mA)	STANDBY V <sub>CC</sub> CURRENT MAX. (mA)	PACKAGE
W27C20-70	70	30	100	600 mil DIP
W27C020-90	90	30	100	600 mil DIP
W27C020-12	120	30	100	600 mil DIP
W27C020P-70	70	30	100	32-pin PLCC
W27C020P-90	90	30	100	32-pin PLCC
W27C020P-12	120	30	100	32-pin PLCC

Notes:


1. Winbond reserves the right to make changes to its products without prior notice.
2. Purchasers are responsible for performing appropriate quality assurance testing on products intended for use in applications where personal injury might occur as a consequence of product failure.

## PACKAGE DIMENSIONS

### 32-pin P-DIP



### 32-Lead PLCC



# Preliminary W27C020



## VERSION HISTORY

VERSION	DATE	PAGE	DESCRIPTION
A1	Sep. 1998		Initial Issued



### Headquarters

No. 4, Creation Rd. III,  
Science-Based Industrial Park,  
Hsinchu, Taiwan  
TEL: 886-3-5770066  
FAX: 886-3-5796096  
<http://www.winbond.com.tw/>  
Voice & Fax-on-demand: 886-2-7197006

### Taipei Office

11F, No. 115, Sec. 3, Min-Sheng East Rd.,  
Taipei, Taiwan  
TEL: 886-2-7190505  
FAX: 886-2-7197502

### Winbond Electronics (H.K.) Ltd.

Rm. 803, World Trade Square, Tower II,  
123 Hoi Bun Rd., Kwun Tong,  
Kowloon, Hong Kong  
TEL: 852-27513100  
FAX: 852-27552064

### Winbond Electronics North America Corp.

Winbond Memory Lab.  
Winbond Microelectronics Corp.  
Winbond Systems Lab.

2727 N. First Street, San Jose,  
CA 95134, U.S.A.  
TEL: 408-9436666  
FAX: 408-5441798

Note: All data and specifications are subject to change without notice.