Am27C400

Advanced Micro Devices

4 Megabit (524,288 x 8-Bit/262,144 x 16-Bit) ROM Compatible CMOS EPROM

DISTINCTIVE CHARACTERISTICS

- Fast access time
 - 100 ns
- Low power consumption
 - 100 μA maximum CMOS standby current
- **■** Industry standard pinout:
 - ROM compatible
 - 44-pin LCC, and PLCC packages provide easy upgrade to 8 Mbits, DIP upgrades require a 40to 42-pin conversion

- Single +5 V power supply
- ±10% power supply tolerance standard on most speeds
- 100% Flashrite[™] programming
 - Typical programming time of 32 seconds
- Latch-up protected to 100 mA from -1 V to Vcc + 1 V
- High noise immunity

GENERAL DESCRIPTION


The Am27C400 is a 4 Mbit ultraviolet erasable programmable read-only memory that is functionally and pinout compatible with 4 Mbit masked ROMs. Under control of the BYTE input, the memory can be configured as either a 512K by 8-bit memory or a 256K by 16-bit memory. It operates from a single +5 V supply, has a static standby mode, and features fast single address location programming. Products are available in windowed ceramic packages as well as plastic one time programmable (OTP) packages for both through hole and surface mount applications.

Typically, any byte can be accessed in less than 100 ns, allowing operation with high-performance microprocessors without any WAIT states. The Am27C400 offers

separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE}) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 150 mW in active mode, and 100 μ W in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C400 supports AMD's FlashriteTM programming algorithm (100 μs pulses) resulting in typical programming times of 32 seconds.




Publication# 15573 Rev. B Amendment/0 Issue Date: July 1993



PRODUCT SELECTOR GUIDE


| Family Part No. | Am27C400 | | | | |
|-------------------------|----------|------|------|------|------|
| Ordering Part No: | | | | | |
| Vcc ±5% | -105 | -125 | | | -255 |
| V _{CC} ± 10% | -100 | -120 | -150 | -200 | -250 |
| Max Access Time (ns) | 100 | 120 | 150 | 200 | 250 |
| CE (E) Access Time (ns) | 100 | 120 | 150 | 200 | 250 |
| OE (G) Access Time (ns) | 50 | 50 | 65 | 75 | 100 |

CONNECTION DIAGRAM




Notes:

- 1. Inner ring of numbers correspond to the package pins
- 2. JEDEC nomenclature is in parenthesis



ORDERING INFORMATION EPROM Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



| Valid Combinations | | | | | |
|--------------------|-------------------|--|--|--|--|
| AM27C400-100 | DC, DCB, DI, DIB, | | | | |
| AM27C400-105 | LC, LCB, LI, LIB | | | | |
| AM27C400-120 | | | | | |
| AM27C400-125 | DC, DCB, DI, DIB, | | | | |
| AM27C400-150 | LC, LCB, LI, LIB | | | | |
| AM27C400-200 | DE, DEB, LE, LEB | | | | |
| AM27C400-255 | | | | | |

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.



ORDERING INFORMATION

OTP Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



| Valid Combinations | | | | | |
|--------------------|----------------|--|--|--|--|
| AM27C400-120 | | | | | |
| AM27C400-125 | | | | | |
| AM27C400-150 | PC, JC, PI, JI | | | | |
| AM27C400-200 | | | | | |
| AM27C400-255 | | | | | |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.


Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

ORDERING INFORMATION

Military APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883 requirements. The order number (Valid Combination) is formed by a combination of:



| Valid Combinations | | | | | |
|--------------------|------------|--|--|--|--|
| AM27C400-120 | | | | | |
| AM27C400-150 | (DLIA (DVA | | | | |
| AM27C400-200 | /BUA, /BXA | | | | |
| AM27C400-250 | | | | | |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

FUNCTIONAL DESCRIPTION

Erasing the Am27C400

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C400 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27C400. This dosage can be obtained by exposure to an ultraviolet lamp — wavelength of 2,537 Å—with intensity of 12,000 $\mu\text{W}/\text{cm}^2$ for 15 to 20 minutes. The Am27C400 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C400 and similar devices will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2,537Å, exposure to fluorescent light and sunlight will eventually erase the Am27C400 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27C400

Upon delivery or after each erasure the Am27C400 has all 4,194,304 bits in the "ONE" or HIGH state. "ZEROs" are loaded into the Am27C400 through the procedure of programming.

The programming mode is entered when 12.75 \pm 0.25 V is applied to the V_{PP} pin, $\overline{\text{CE/PGM}}$ is at V_{IL}, and $\overline{\text{OE}}$ is at V_{IH}.

For programming, the data to be programmed is applied 16 bits in parallel to the data output pins.

The Flashrite algorithm reduces programming time by using 100 μ s programming pulses and by giving each addresss only as many pulses as is necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27C400. This part of the algorithm is done at V_{CC} = 6.25 V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the final address is completed, the entire EPROM memory is verified at V_{CC} = V_{PP} = 5.25 V.

Please refer to Section 6.0 for programming and flow chart characteristics.

Program Inhibit

Programming of multiple Am27C400s in parallel with different data is also easily accomplished. Except for CE/PGM, all like inputs of the parallel Am27C400 may be common. A TTL low-level program pulse applied to

an Am27C400 $\overline{\text{CE/PGM}}$ input with V_{PP} = 12.75 V ± 0.25 V, and $\overline{\text{OE}}$ HIGH will program that Am27C400. A high-level $\overline{\text{CE/PGM}}$ input inhibits the other Am27C400 devices from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with \overline{OE} at V_{IL} , $\overline{CE/PGM}$ at V_{IH} and V_{PP} between 12.5 V and 13.0 V.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ ambient temperature range that is required when programming the Am27C400.

To activate this mode, the programming equipment must force 12.0 V \pm 0.5 V on address line A9 of the Am27C400. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V_{IL} to V_{IH}. All other address lines must be held at V_{IL} during auto select mode.

Byte 0 (A0 = V_{IL}) represents the manufacturer code, and Byte 1 (A0 = V_{IH}), the device identifier code. For the Am27C400, these two identifier bytes are given in the Mode Select table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

Read Mode

The Am27C400 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable $(\overline{\text{CE/PGM}})$ is the power control and should be used for device selection. Output Enable $(\overline{\text{OE}})$ is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from $\overline{\text{CE/PGM}}$ to output (tce). Data is available at the outputs toe after the falling edge of $\overline{\text{OE}}$, assuming that $\overline{\text{CE/PGM}}$ has been LOW and addresses have been stable for at least tacc—toe.

Byte Mode

The user has the option of reading data in either 16-bit words or 8-bit bytes under control of the BYTE input. With the BYTE input HIGH, inputs A0–A17 will address 256K words of 16-bit data. When the BYTE input is LOW, AB functions as the least significant address input and 512K bytes of data can be accessed. The 8 bits of data will appear on DQ0–DQ7.

Standby Mode

The Am27C400 has a CMOS standby mode which reduces the maximum V_{CC} current to 100 $\mu A.$ It is placed in CMOS-standby when $\overline{\text{CE/PGM}}$ is at $V_{CC} \pm 0.3$ V. The Am27C400 also has a TTL-standby mode which reduces the maximum V_{CC} current to 1.0 mA. It is placed in TTL-standby when $\overline{\text{CE/PGM}}$ is at $V_{IH.}$ When in standby mode, the outputs are in a high-impedance state, independent of the $\overline{\text{OE}}$ input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur It is recommended that $\overline{CE/PGM}$ be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control

bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and Vss to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7 μF bulk electrolytic capacitor should be used between Vcc and Vss for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

| Mode Pins | | CE/PGM | ŌĒ | AO | A 9 | Vpp | Outputs |
|-------------------------|-------------------|-------------|-----|-----|------------|-----|---------|
| Read | - | VIL | VIL | Х | Х | Х | Dout |
| Output Disable |) | VIL | ViH | Х | Х | Х | Hi-Z |
| Standby (TTL) | | ViH | Х | X | Х | Х | Hi-Z |
| Standby (CMC | OS) | Vcc ± 0.3 V | Х | Х | Х | Х | Hi-Z |
| Program | | VIL | ViH | Х | Х | Vpp | Din |
| Program Verify | 1 | VIH | VIL | Х | Х | Vpp | Dout |
| Program Inhib | it | ViH | ViH | Х | Х | Vpp | Hi-Z |
| Auto Select (Note 3) | Manufacturer Code | VIL | VIL | VIL | Vн | Х | 01H |
| | Device Code | VIL | VIL | ViH | Vн | X | 9DH |

Notes:

- 1. $V_H = 12.0 \text{ V} \pm 0.5 \text{ V}$
- 2. X = Either VIH or VIL
- 3. $A1-A8 = A0-A17 = V_{II}$



ABSOLUTE MAXIMUM RATINGS

| Storage Temperature OTP Products65°C to +125°C All Other Products65°C to +150°C |
|---|
| Ambient Temperature with Power Applied55°C to +125°C |
| Voltage with Respect To V_{SS} All pins except A9,V _{PP} ,V _{CC} . -0.6 V to V_{CC} + 0.6 V |
| A9 and V _{PP} 0.6 V to +13.5 V |
| Vcc0.6 V to +7.0 V |

Notes:

- 1. Minimum DC voltage on input or I/O pins is -0.5 V. During transitions, the inputs may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O pins is $V_{CC} + 0.5$ V which may overshoot to $V_{CC} + 2.0$ V for periods up to 20 ns.
- For A9 and V_{PP} the minimum DC input is -0.5 V. During transitions, A9 and V_{PP} may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. A9 and V_{PP} must not exceed 13.5 V for any period of time.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING RANGES

tionality of the device is guaranteed.

| Commercial (C) Devices Case Temperature (T _C) 0°C to +70°C |
|--|
| Industrial (I) Devices Case Temperature (T _C)40°C to +85°C |
| Extended Commercial (E) Devices Case Temperature (T _C)55°C to +125°C |
| Military (M) Devices Case Temperature (T _C)55°C to +125°C |
| Supply Read Voltages Vcc for Am27C400-XX5 +4.75 V to +5.25 V |
| V _{CC} for Am27C400-XX0 +4.50 V to +5.50 V |
| Operating ranges define those limits between which the func- |

2-128 Am27C400

DC CHARACTERISTICS over operating range unless otherwise specified. (Notes 1, 2, 3 and 4) (for APL Products, Group A, Subgroups 1, 2, 3, 6 and 7 are tested unless otherwise noted)

| Parameter Symbol | Parameter Description | Test Conditions | Min | Max | Unit | |
|---------------------|--------------------------|-------------------------------------|-------------|-----------|------|----|
| Vон | Output HIGH Voltage | Юн = -400 μΑ | | 2.4 | | ٧ |
| Vol | Output LOW Voltage | IOL = 2.1 mA | | | 0.45 | V |
| ViH | Input HIGH Voltage | | 2.0 | Vcc + 0.5 | ٧ | |
| ViL | Input LOW Voltage | | -0.5 | +0.8 | V | |
| I LI | Input Load Current | VIN = 0 V to +Vcc | | 1.0 | μА | |
| llo | Output Leakage Current | Vout = 0 V to +Vcc | | | 5.0 | μА |
| lcc1 | Vcc Active Current | CE = VIL, f = 5 MHz, | C/I Devices | | 40 | A |
| | (Note 3) | IOUT = 0 mA | | | 60 | mA |
| lcc2 | Vcc TTL Standby Current | CE = VIH | | 1.0 | mA | |
| lccs | Vcc CMOS Standby Current | <u>CE</u> = V _{CC} ± 0.3 V | | 100 | μА | |
| IPP1 | VPP Current During Read | CE = OE = VIL, VPP = VCC | | 100 | μА | |

Notes:

- 1. VCC must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. Caution: The Am27C400 must not be removed from (or inserted into) a socket when VCC or VPP is applied.
- 3. ICC1 is tested with $\overline{OE}/V_{PP} = V_{IH}$ to simulate open outputs.
- 4. Minimum DC Input Voltage is −0.5 V. During transitions, the inputs may overshoot to −2.0 V for periods less than 20 ns. Maximum DC Voltage on output pins is Vcc + 0.5 V, which may overshoot to Vcc + 2.0 V for periods less than 20 ns.




Figure 1. Typical Supply Current vs. Frequency Vcc = 5.5 V, T = 25°C




Figure 2. Typical Supply Current vs. Temperature
Vcc = 5.5 V, f = 5 MHz

15573B-6

15573B-5



CAPACITANCE

| Parameter | | Test | CDV040 | | CLV044 | | PD 040 | | PL 044 | | |
|-----------|-----------------------|------------|--------|-----|--------|-----|--------|-----|--------|-----|------|
| Symbol | Parameter Description | Conditions | Тур | Max | Тур | Max | Тур | Max | Тур | Max | Unit |
| CIN | Input Capacitance | VIN = 0 | 9 | 12 | 9 | 11 | 6 | 8 | 9 | 11 | pF |
| Соит | Output Capacitance | Vout = 0 | 12 | 15 | 13 | 15 | 9 | 11 | 13 | 15 | pF |

Notes:

- 1. This parameter is only sampled and not 100% tested.
- 2. $T_A = +25^{\circ}C$, f = 1 MHz.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3 and 4) (for APL Products, Group A, Subgroups 9, 10 and 11 are tested unless otherwise noted)

| Para Sym | meter | | | | | | | | | |
|-------------|----------|--|--------------------|------------|--------------|--------------|--------------|----------|---------|------|
| JEDEC | Standard | Parameter Description | Test Conditions | | -105 -100 | -125 -120 | -155 -150 | -200 | -255 | Unit |
| tavqv | tacc | Address to Output Delay | CE = OE = | Min Max | _ 100 | _ 120 | _ 150 | _ 200 | | |
| tELQV | tce | Chip Enable to Output Delay | OE = VIL | Min | _ | _ | _ | | 250 | ns |
| tGLQV | toe | Output Enable to | CE = VIL | Max Min | 100 | 120 | 150 _ | 200 | 250 | ns |
| tehoz, | tDF | Output Delay Chip Enable HIGH or | | Max Min | 50 | 50 _ | 55 _ | 60 - | 75 - | ns |
| tghqz | (Note 2) | Output Enable HIGH, whichever comes first, to Output Float | | Max | 30 | 30 | 30 | 40 | 60 | ns |
| taxox | tон | Output Hold from | | Min | 0 | 0 | 0 | 0 | 0 | |
| | | Addresses, CE, or OE, whichever occurred first | | Max | _ | _ | - | - | _ | ns |


Notes:

- 1. VCC must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27C400 must not be removed from (or inserted into) a socket or board when VPP or VCC is applied.
- 4. Output Load: 1 TTL gate and CL = 100 pF

Input Rise and Fall Times: 20 ns Input Pulse Levels: 0.45 V to 2.4 V


Timing Measurement Reference Level: 0.8 V and 2 V for inputs and outputs.

SWITCHING TEST CIRCUIT




C_L = 100 pF including jig capacitance

SWITCHING TEST WAVEFORM




AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 for a logic "0". Input pulse rise and fall times are ≤ 20 ns.

KEY TO SWITCHING WAVEFORMS



KS000010

SWITCHING WAVEFORMS



Notes:

- 1. \overline{OE} may be delayed up to tACC tOE after the falling edge of the addresses without impact on tACC.
- 2. tDF is specified from \overline{OE} or \overline{CE} , whichever occurs first.