**Project 1**

**Introduction to the Lab Environment**

**EE 371 AC**

**January 08, 2016**

|  |  |
| --- | --- |
| **NAME** | **STUDENT ID** |
| Denny Ly | 1231185 |
| Minhhue H. Khuu | 1329349 |
| Ruchira Kulkarni | 1234324 |

Table of Contents:

[1. Abstract 3](#_Toc440565902)

[2. Introduction 3](#_Toc440565903)

[3. Discussion of the Project 3](#_Toc440565904)

[3.1 Design Specification 4](#_Toc440565905)

[3.1.1 Four Bit Ripple Down Counter (Structural Model) 4](#_Toc440565906)

[3.1.2 Synchronous Down Counter (Dataflow Model) 4](#_Toc440565907)

[3.1.3 Synchronous Johnson Counter (Behavioral Model) 4](#_Toc440565908)

[3.1.4 Synchronous Down Counter (Schematic Entry) 4](#_Toc440565909)

[3.2 Design Procedure 5](#_Toc440565910)

[3.2.1 D Flip Flop 5](#_Toc440565911)

[3.2.2 Four Bit Ripple Down Counter (Structural Model) 5](#_Toc440565912)

[3.2.3 Synchronous Down Counter (Dataflow Model) 7](#_Toc440565913)

[3.2.4 Synchronous Johnson Counter (Behavioral Model) 8](#_Toc440565914)

[3.2.5 Synchronous Down Counter (Schematic Entry) 9](#_Toc440565915)

[3.3 System Description 10](#_Toc440565916)

[3.4 Software Implementation 10](#_Toc440565917)

[3.5 Hardware Implementation 10](#_Toc440565918)

[4. Testing 11](#_Toc440565919)

[4.1 Test Plan 11](#_Toc440565920)

[4.1.1 iVerilog and gtkwave 11](#_Toc440565921)

[4.1.2 Quartus II and Signal Tap 12](#_Toc440565922)

[4.1.3 Quartus II and Waveform tool 12](#_Toc440565923)

[4.2 Test Specification 12](#_Toc440565924)

[4.2.1 Reset Signal is set low 12](#_Toc440565925)

[4.2.2 Reset Signal is set high 12](#_Toc440565926)

[4.3 Test Cases 13](#_Toc440565927)

[4.3.1 iVerilog and gtkwave 14](#_Toc440565928)

[4.3.2 Quartus II Signal Tap 16](#_Toc440565929)

[4.3.3 Quartus II Waveform tool 15](#_Toc440565930)

[5. Presentation, Discussion, and Analysis of the Results 14](#_Toc440565931)

[6. Analysis 21](#_Toc440565932)

[6.1 Analysis of any errors 21](#_Toc440565933)

[6.2 Analysis of possible errors 21](#_Toc440565934)

[6.3 Feedback upon the analysis 21](#_Toc440565935)

[7. Summary and Conclusion 22](#_Toc440565936)

[8. Appendices 22](#_Toc440565937)

# Abstract

The goal of this lab was to understand different developing environments such as iVerilog and gtkwave and Signal Tap Tool in the Quartus II IDE for developing Verilog code. We achieved this by making four 4-bit down counters, namely the ripple-down counter, a four stage synchronous down counter and a Johnson down counter. We also familiarized ourselves with the basics of C programming by writing a simple currency conversion calculator.

# Introduction

In this lab, EE 271 material will be reviewed and new material will be investigated further. The purpose of the lab is extending the working knowledge of the Altera DE1-SoC board, Quartus II development environment and tools used in previous embedded courses. Three different counters are designed using Verilog HDL and the schematic entry feature in Quartus. Each of the counters will be created using different modeling levels that the modelling language supports. The difference of each of the models will be compared and contrasted together  
  
The lab requires us to use iVerilog and gtkwave to produce waveforms of our designs instead of the previous simulation tool, ModelSim, used in previous classes. ModelSim and iVerilog/gtkwave are functionally equivalent and will just give a wider perspective of tools that can be used to analyze future projects. Quartus II Signal

Tap Logic Analyzer is also another tool that can be used to see the output waveforms from the various structures that were built in the lab. The RTL Viewer will be used to examine the differences of the different levels of the modelling language.

Finally, the end of the lab focuses on a little programming in C. The program is a simple currency calculator that will be used to buy stuff faster.

The tools we used in this lab are:

* iVerilog
* gtkwave
* Quartus II Signal Tap
* Cyclone V FPGA
* Command line tool
* GCC C Compiler
* CodeBlocks

# Discussion of the Project

This section will explain (1) Design Specification, (2) Design Procedure, (3) System Description, (4) Software Implementation, and (5) Hardware Implementation. The design specification, design procedure, and system description, will describe design for the counters used in this lab that will be tested and analyzed throughout the lab. The software and hardware implementation will explain how the design for the counters will be implemented.

Additionally, the C currency exchange program will be described in the software implementation.

## Design Specification

In this project, four counters were implemented in Verilog. The first three counters were implemented at different levels, gate, dataflow, and behavioral, respectively. The fourth counter was implemented using a schematic design derived from the synchronous 4-bit down counter. All the counters had an asynchronous active low reset to 0000. The 4-bit down counters were displayed on the 4 LEDs (LED[3:0]) on the DE1-SoC board. The active low reset is implemented by one of the DE1­SoC’s keys (KEY[0]).

The 4-bit counters are as follows:

1. Ripple Down Counter (gate level/ structural level), an asynchronous 4-bit down counter with an active low reset.
2. Synchronous Down Counter (dataflow model), a synchronous down 4-bit counter with an active low reset.
3. Synchronous Johnson Counter (behavioral model), a synchronous down 4-bit counter with an active low reset.
4. Synchronous Down Counter (schematic design), a synchronous down 4-bit counter with an active low reset.

### Four Bit Ripple Down Counter (Structural Model)

A ripple counter is an asynchronous counter where only the first D flip flop is clocked by an external clock. The design required a gate or structural model with active low reset. Gate level or structural design implies interconnecting logical gates with wires (such as and, nor, or gates) only. All subsequent flip-flops are clocked by the output of the preceding D flip flop. The ripple counter ranges from 0000 to 1111. On reset, the counter starts at 0000. Otherwise, the outputs decrements to 1111, 1110, 1101, until 0000 and repeats.

### Synchronous Down Counter (Dataflow Model)

In a synchronous down counter, all the output bits change state simultaneously in the next positive clock edge signal. The synchronous down counter was implemented using the data flow model using D flip flop with an active low reset and bitwise operations. The dataflow model is similar to the structural model, but instead of wiring modules with logical gates, assign statements and bitwise operations are used instead to model the flow of data across the system. On reset, the counter starts at 0000. Otherwise, the outputs decrements to 1111, 1110, 1101, until 0000 and repeats.

### Synchronous Johnson Counter (Behavioral Model)

The down Johnson Counter is a shift register with feedback with inverted output Q of the last flip-flop is now connected back to the input D of the first flip-flop. The down Johnson counter behaves similar to a right shift register, with the difference that the right most bit will be inverted and push into the left most bit and repeats. On reset, the counter starts at 0000. Otherwise, the output “decrements” or right shifts to 1000, 1100, 1110, 1111, 0111, 0011, 0001, until 0000 and repeats.

### Synchronous Down Counter (Schematic Entry)

The schematic entry of the synchronous down counter is a schematic implementation of the structural implementation of the synchronous down counter. The design is completely based on the dataflow model using logic gates and wiring as oppose to bitwise operations and assign statements. The schematic entry should behave identical to the dataflow model. On reset, the counter starts at 0000. Otherwise, the outputs decrements to 1111, 1110, 1101, until 0000 and repeats.

## Design Procedure

### D Flip Flop

An important component used in this lab is the D flip flop. The D flip flop is used to store the current state of the output until the next positive clock edge. On a positive clock edge, the D flip flop will update the current state of the output to the new state of the output. The D flip flop is reset on an active low reset signal, meaning at low the D flip flop will output 0 asynchronously. On a high reset signal, the D flip flop will continue to operate every positive clock edge. For convenience, the D flip flop module contains an inverted current state of the output. The Verilog code for the D flip flop module used in this lab is shown inFigure1.

|  |
| --- |
| module DFlipFlop(q, qBar, D, clk, rst);  input D, clk, rst;  output q, qBar;  reg q;  not n1(qBar, q)  always@ (negedge rst or posedge clk) begin  if (!rst)  q = 0;  else  q = D;  end  endmodule |

Figure **1.** Verilog code for DFlipFlop module given by James K. Peckol.

### Four Bit Ripple Down Counter (Structural Model)

The design of the four bit ripple down counter was a modification of the four bit ripple up counter that was found by research. The four bit ripple down counter uses four D flip flops, the new state output is the inverted current state output. Each of the four D flip flop’s clock signal, with the exception of the least significant bit (0th bit), is controlled by the current state output of the previous bit. The 0th bit’s D flip flop is clocked normally with a clock signal.

The schematic for the four bit ripple down counter is shown in Figure2.




Figure **2.** Ripple Down Counter Structural Diagram designed in Quartus.

Using the schematic and individually analyzing each positive clock edge on an active high reset signal, a state table was generated as shown in Table 1.

Table 1. Four Bit Ripple and Synchronous Down Counter State Table

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| **State** | **Q[3]** | **Q[2]** | **Q[1]** | **Q[0]** |
| 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 |
| 2 | 1 | 1 | 1 | 0 |
| 3 | 1 | 1 | 0 | 1 |
| 4 | 1 | 1 | 0 | 0 |
| 5 | 1 | 0 | 1 | 1 |
| 6 | 1 | 0 | 1 | 0 |
| 7 | 1 | 0 | 0 | 1 |
| 8 | 1 | 0 | 0 | 0 |
| 9 | 0 | 1 | 1 | 1 |
| 10 | 0 | 1 | 1 | 0 |
| 11 | 0 | 1 | 0 | 1 |
| 12 | 0 | 1 | 0 | 0 |
| 13 | 0 | 0 | 1 | 1 |
| 14 | 0 | 0 | 1 | 0 |
| 15 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 0 | 0 |

By inspection, the four bit ripple down counter is counting from decimal value 15 to decimal value 0 and repeats after the reset signal is active high.

### Synchronous Down Counter (Dataflow Model)

The implementation of the synchronous down counter required an analysis of the state table shown in Table 1. The state table for the synchronous down counter is identical to the state table of the ripple down counter. By analyzing the relationship of the new state with the current state of each of the individual output bits, a Karnaugh Map is formed and a Boolean equation was derived from the Karnaugh map.

The new state for the 0th bit (D[0]) is an inversion of the current state of the 0th bit (Q[0]). This was simple enough that a Karnaugh map is not necessary.

For the new state for the 1st, 2nd, and 3rd (D[1], D[2], and D[3]) required a Karnaugh map to analyze the Boolean equation to model the relationship of each of the current state bits. The Karnaugh maps for D[1], D[2], and D[3] is shown in Table 2,Table 3, andTable 4, respectively.

Table 2. Karnaugh Map for new value D[1] for the Synchronous Down Counter

|  |  |  |
| --- | --- | --- |
|  |  |  |
|  | 0 | 1 |
|  | 1 | 0 |

Table 3. Karnaugh Map for new value D[2] for the Synchronous Down Counter

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
|  |  |  |  |  |
|  | 1 | 0 | 0 | 0 |
|  | 0 | 1 | 1 | 1 |

Table 4. Karnaugh Map for new value D[3] for the Synchronous Down Counter

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
|  |  |  |  |  |
|  | 1 | 0 | 0 | 0 |
|  | 0 | 0 | 0 | 0 |
|  | 1 | 1 | 1 | 1 |
|  | 0 | 1 | 1 | 1 |

By using the Karnaugh maps, the Boolean equations was derived for their respective new state in equations 1, 2, 3, and 4. Where D[0], D[1], D[2], and D[3] represents the new state value for the corresponding indexed bit and Q[0], Q[1], Q[2], and Q[3] represents the current state value for the corresponding index bit.

(1)

(2)

(3)

(4)

By using the derived Boolean equations as mentioned, assign statements and bitwise operations was used to completely define the four bit synchronous down counter.

### Synchronous Johnson Counter (Behavioral Model)

The implementation of synchronous Johnson down counter was a modification of the synchronous Johnson up counter found by research. The modification was changing the direction of which the Johnson up counter operated. Typically, the Johnson up counter inverts the left most bit and pushes it to the right most bit, which simulates a shift left register. A Johnson down counter does the opposite, which inverts the right most bit and pushes it to the left most bit. This simulates a shift right register.

The schematic for the Johnson down counter is shown in Figure 3.




Figure **3.** Johnson Down Counter Structural Diagram designed in Quartus.

Using the schematic and individually analyzing each positive clock edge on an active high reset signal, a state table was generated as shown in Table 5.

Table 5. Four Bit Johnson Down Counter State Table

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| **State** | **Q[3]** | **Q[2]** | **Q[1]** | **Q[0]** |
| 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 2 | 1 | 1 | 0 | 0 |
| 3 | 1 | 1 | 1 | 0 |
| 4 | 1 | 1 | 1 | 1 |
| 5 | 0 | 1 | 1 | 1 |
| 6 | 0 | 0 | 1 | 1 |
| 7 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 0 | 0 |

### Synchronous Down Counter (Schematic Entry)

The implementation of the schematic entry of the synchronous down counter was based on the implementation of the dataflow model of the synchronous down counter. By interpreting the assign statements and bitwise operations with wires and logic gates, we constructed a structural model of the synchronous down counter. By using the structural model, a schematic can be created by dictating the flow of data using wires and logic gates. This is the lowest level implementation that can be derived without going into the circuitry of each logic component.

The schematic for the synchronous down counter is shown in Figure4.




Figure **4.** Synchronous Down Counter Structural Diagram Implementation from Quartus.

## System Description

Four different counting circuits were built and tested in this lab. Each of the counters takes in a reset signal from a key and a clock as their inputs. The output of the counters is displayed onto 4 LEDs. The reset for the counters are designed to be an active low reset. When the reset signal is on, the counters will begin with no LED lights and then increment to their next state at each rising edge of the clock cycle. When the reset is off, the counter will return to the state with no LED lights once the clock hits the next rising edge and will freeze at that state. The counters also use a clock divider so the pattern of each counter can be seen on the board.

Each of the counters consist of a top level module and a counter module programmed in Verilog HDL. The Johnson down counter is designed using the behavioral model. The synchronous down counter was implemented using the dataflow model and also schematic entry. The ripple down counter was designed using the gate/structural model.

## Software Implementation

Please refer to the code submitted via canvas dropbox.

## Hardware Implementation

We used the Quartus IDE to load our Verilog modules on to the DE1\_SOC FPGA board. For our hardware, we used simple D- Flip Flops to achieve the functionality of the ripple down, Johnson and synchronous counters. We assigned the required pins on the FPGA board such as LEDS[3:0], KEY[0], system CLOCK (50 MHz) using a pin planner tool in Quartus. The pin assignment layout was imported from an excel spreadsheet we created by studying the DE1\_SOC datasheet for FPGA pin assignments.

Table 6. Signal to FPGA Pin Pairing

|  |  |  |  |
| --- | --- | --- | --- |
| **Signal Name** | **FPGA Pin No.** | **Description** | **I/O Standard** |
| KEY[0] | PIN\_AA14 | Push-button[0] | 3.3V |
| LEDR[0] | PIN\_V16 | LED[0] | 3.3V |
| LEDR[1] | PIN\_W16 | LED[1] | 3.3V |
| LEDR[2] | PIN\_V17 | LED[2] | 3.3V |
| LEDR[3] | PIN\_V18 | LED[3] | 3.3V |
| CLOCK\_50 | PIN\_AF14 | 50 MHz clock input | 3.3V |

# Testing

The testing of the design was broken up into three segments, all of which contributed to the testing process: (1) Test Plan, (2) Test Specifications, and (3) Test Cases. The test cases are developed based on the specifications of the test for the general test plan for each testing tool. The results of the test is shown in Section 5.

## Test Plan

A down counter is a system and a system is purely defined by its output and input relationship. Therefore, to test each of the counters implemented in this lab, each counter of the three 4-bit down counters: (1) Ripple, (2) Synchronous, and (3) Johnson were analyzed for their corresponding output signal given a varying input signal. By using the truth tables derived from Table 1 for the Ripple and Synchronous down counter and Table 5 for the Johnson down counter, their behaviors can be predicted and analyzed for any similarities and irregularities.

In this lab, the followings tools were used to test each of the three counters:

* iVerilog and gtkwave
* Quartus II and Signal Tap
* Quartus II and Waveform tool for schematic files

### iVerilog and gtkwave

The process of testing in iVerilog and gtkwave consists of the following steps:

1. Design a tester module in Verilog to generate the input signals for the unit under test.
2. Design a testbench module in Verilog to generate a .vcd file to view the waveform generated from the unit under test.
3. Synthesize associated Verilog files in iVerilog and run the synthesized Verilog program to generate a .vcd file and run gtkwave to view the waveform using the batch commands as shown in Figure5.

|  |
| --- |
| 1. iverilog –o out <insert associated Verilog .v files> 2. vvp out 3. gtkwave <insert associated gtkwave .vcd file> |

Figure **5.** Command Prompt commands to display waveform from Verilog file.

1. Analyze the waveform to see if the waveform has any similarities or irregularities from predicted results from the test specifications.

### Quartus II and Signal Tap

The process of testing in signal tap consists of the following steps:

1. Design a top level module in Verilog under the Quartus II IDE.
2. Assign the output to the appropriate LED on the DE1-SoC board to display the 4-bit number.
3. Assign the input to a KEY on the DE1-SoC board for a reset signal.
4. Synthesize and open up Signal Tap and set input, output, and clock ports for testing.
5. Set the trigger conditions for test condition.
6. Set clock and sample depth to tBase[19] and 512 samples, respectively.
7. Load the .sof file into the DE1-SoC board.
8. Run the Signal Tap and utilize the input signal to activate the trigger condition.
9. Analyze the waveform to see if the waveform has any similarities or irregularities from predicted results from the test specifications.

### Quartus II and Waveform tool

The process of testing in signal tap consists of the following steps:

1. Create the schematic file using Quartus.
2. Synthesize the schematic file.
3. Open up the waveform tool.
4. Locate the output, input pins for the schematic, and insert them into the waveform tool.
5. Set the input signals wave form.
6. Run the analyzing tool to view the output waveform.
7. Analyze the waveform to see if the waveform has any similarities or irregularities from predicted results from the test specifications.

## Test Specification

The test specifications were similar for all of the tools used for testing which includes two cases: (1) reset signal is low and (2) the reset signal is high. For the record, the clock should always behave independently from the reset signal and continue alternating from high and low regardless of the state of the reset signal.

### Reset Signal is set low

* Reset signal is initially set low.
  + Output is 0000 (0 across all four bits).
  + Output remains 0000 while the reset signal is set low.
* Reset signal is set low after being set high.
  + Output is instantly changed from its current state to 0000.
  + The reset is asynchronous, and is independent of the clock cycle.

### Reset Signal is set high

The output behavior of the down counters differs between the Ripple and Synchronous down counter to the Johnson down counter. The Ripple and Synchronous down counter counts from decimal value 15 to decimal value 0 then jumps to decimal value 15 and repeat. The Johnson down counter behaves like a right shift register while having the least significant bit inverted and push back to the most significant bit.

#### Ripple and Synchronous Down Counter

* Reset signal is initially set high.
  + Current output is set to the next output at the next positive (rising edge) of the clock signal.
  + The next output is dependent on the current output.
    - If the current output is 0000, then the next output will jump to 1111.
    - Otherwise, the next output will decrement the current output value, meaning 1111 to 1110 to 1101 until the current output is 0000.
* Reset signal is set high after being set low
  + Current output is set to the next output at the next positive (rising edge) of the clock signal.
  + The next output will always be 1111, then decrements and repeats.

#### Ripple and Synchronous Down Counter

* Reset signal is initially set high
  + Current output is set to the next output at the next positive (rising edge) of the clock signal.
  + The next output is dependent on the current output
    - If the current output is 0000, then the next output will jump to 1000.
    - Otherwise, the next output will “decrement” by shifting to the right.
      * The least significant bit of the current output will be inverted and pushed into the most significant bit of the next output.
      * The other bits will shift towards the right.
      * Example: 0000 to 1000 to 1100 to 1110 to 1111 to 0111 until the current output is 0000 and repeat.
* Reset signal is set high after being set low
  + Current output is set to the next output at the next positive (rising edge) of the clock signal.
  + The next output will always be 1000, then “decrements” by shifting to the right.

## Test Case

The test cases were conducted using the procedures described in Section 4.1 for each of the corresponding testing methods. Specifically, the test cases involve testing the counters in two states: (1) reset is set low and (2) reset is set high. Additionally, the transition between low and high and vice versa will be examined heavily.

To make use of time, the general test case is to have the reset set low initially for a couple clock cycles, then set the reset high for a couple clock cycles, then set the rest low for a couple clock cycles, and finally set the reset low for a couple clock cycles. This test case allows for the examination of the behavior of the counter in the two possible states of the counters. Furthermore, by having the reset signal alternate multiple times, the transition period can be examined.

# Presentation, Discussion, and Analysis of the Results

The following results are obtained through the methods explained in Section 4 regarding testing. The tests are conducted using the following three tools: (1) iVerilog and gtkwave for the structural, data path, and behavioral level counters, (2) Quartus II Waveform Tool for the schematic entry, and (3) Quartas II Signal Tap for real world analysis of the hardware implementation of the four counters.

## iVerilog and gtkwave

In this first part of the lab, Verilog HDL was used to design and build the four counters. After the counters were built, the modules were compiled and simulated to produce waveforms for the inputs and outputs. Iverilog was used to compile the code and gtkwave was used to see the output of the four counters.

### Four Bit Ripple Down Counter (Structural Model)

Figure6 shows the simulation results of the 4-bit ripple down counter. The simulation displays some special cases of the counter. When the simulation begins, the reset signal is low and the counter circuit will continuously output 0 for all of the LEDs. When the reset signal is 1, the counter will increment down at every rising edge of the clock. Once the counter reaches the value 0, the counter will wrap back around to 15 and continue decreasing down. Further along the simulation, the reset signal reverts back to 0. The change in the reset signal also switches the output to continuously show 0 on all of the LEDs again.




Figure **6.** Four Bit Ripple Down Counter Waveform using gtkwave.

### Synchronous Down Counter (Dataflow Model)

Figure7 shows the simulation results of the 4-bit synchronous down counter. This counters simulation looks like the ripple counters simulation. The reset signal has the same effect on the output. When the reset signal is 0, the simulation continuously outputs 0. When the reset signal is initially set to 1, the output will change into the value of 15 at the next rising edge of the clock. The counter also does wrap around from 0 to 15.




Figure **7.** Four Bit Synchronous Behavioral Down Counter Waveform using gtkwave.

### Synchronous Johnson Counter (Behavioral Model)

Figure8 shows the simulation results of the 4-bit Johnson down counter. The Johnson counter has a different bit wise pattern than the other counters. The counter takes the right-most bit and moves the inversion of the signal into the left-most bit. The bit pattern for this counter will go through the pattern: 0000, 1000, 1100, 1110, 1111, 0111, 0011, 0001, 0000, etc. Some similarities between the counters is that they reset to 0 and bit patterns will repeat once it reaches its lowest value. The wrap around can be seen when the bit pattern is at 0000 and then changes back to 1000 in the simulation.




Figure **8.** Four Bit Johnson Down Counter Waveform using gtkwave.

## Quartus II Waveform Tool

Figure9 is the simulation results of the 4-bit synchronous down counter implemented using schematic entry. The inputs in this counter circuit affect the output the same exact way as the previous synchronous down counter. The simulation looks exactly like the results from the synchronous down counter.




Figure **9.** Four Bit Synchronous Schematic Down Counter Waveform using Quartus II Waveform Tool

## Quartus II Signal Tap

The signal tap analysis allowed for real world analysis of the waveform on the hardware implementation of the four down counters. The sample depth was set to 1024 and the clock was set to the DE1\_SoC board’s 50 MHz internal clock. The test will analyze the waveforms of all of the four counters at two states: (1) Initial Reset and (2) 3rd stage.

### DE1\_SoC Board Testing at Initial Reset

#### Four Bit Ripple Down Counter (Structural Model)

Figure10 show the Signal Tap II waveform of the output of the ripple counter. The counter will change to a 15 (1111 in binary) and increment down by one. As long as reset signal is high, the counter will increment down every clock cycle and wrap back around again. The change always occurs at the rising edge of the clock cycle. When the reset signal is 0, the counter changes to 0 (0000 in binary) and is stalled until the reset signal is 1 again. The counter will change to 0 independent of what the current bit pattern is displaying.




Figure **10.** Four Bit Ripple Down Counter Waveform using Signal Tap II.

#### Synchronous Down Counter (Dataflow Model)

In Figure11, the synchronous down counter follows the same output pattern as the ripple down counter. After the reset signal is high, the counter will change to a 15 (1111 in binary) and increment down by one. The counter will keep decreasing and will wrap back around again once it hits 0. If the reset signal is 0, the counter outputs a 0 and is stalled at that bit pattern until the reset changes to 1 again.




Figure **11.** Four Bit Synchronous Behavioral Down Counter Waveform using Signal Tap II.

#### Synchronous Johnson Counter (Behavioral Model)

The Johnson down counter was implemented into the board. The counter has a different bit pattern than the ripple and synchronous down counters. In Figure12 the bit pattern looks similar to a shift register. When the reset signal is 0, the counter changes to 0 independent of the current state and stalls at that bit pattern. Once the reset signal is 1, the counter begins to change its bit pattern. The pattern goes from 1000, 1100, 1110, 1111, 0111, 0011, 0001, 0000 and the repeats again as long as the reset signal is high.




Figure **12.** Four Bit Johnson Down Counter Waveform using Signal Tap II.

#### Four Bit Ripple Down Counter (Schematic Model)

Finally, the synchronous down counter was also designed using the schematic entry feature in Quartus. Using the given components in Quartus, the counter was built using D flip flops, inverters, AND, OR, and XOR gates. The reset signal and clock are still inputs into the system, and then the bit pattern is outputted onto the LEDs. The bit pattern that the counter follows is exactly like the previous implementation of the synchronous down counter and the ripple counter. Figure13 is the output of the bit pattern displayed on the LEDs.




Figure **13.** Four Bit Synchronous Schematic Down Counter Waveform using Signal Tap II.

### Third State Analysis

The Figure14, Figure15, Figure16, and Figure17 displays the Signal Tap waveforms at the third state of the bit patterns for the four counters. Obtaining the waveforms beginning at the third state is beneficial because the user can gain experience using triggers. Using triggers can help debug if the time or location of the problem is known. As long as the conditions are known of the inputs and outputs, the waveform around the problem area can be found analyzed.

#### Four Bit Ripple Down Counter (Structural Model)




Figure **14.** Four Bit Ripple Down Counter Waveform using Signal Tap II, 3rd stage.

#### Synchronous Down Counter (Dataflow Model)




Figure **15.** Four Bit Synchronous Behavioral Down Counter Waveform using Signal Tap II, 3rd stage.

#### Synchronous Johnson Counter (Behavioral Model)




Figure **16.** Four Bit Johnson Down Counter Waveform using Signal Tap II, 3rd stage.

#### Four Bit Ripple Down Counter (Schematic Model)




Figure **17.** Four Bit Synchronous Schematic Down Counter Waveform using Signal Tap II, 3rd stage.

## Original Structural Design vs RTL Viewer Design

Using the RTL viewer tool in Quartus, gate level implementations of the three counters were created. Some of the synthesized implementations of the counters were similar to our designs and some of the implementations had slight differences. Since the counter designs were simple, there won’t be many differences between the Quartus version of the gate level implementations of the counters and gate level equivalents our group made.

#### Four Bit Ripple Down Counter (Structural Model)

In Figure18,the structure of the counter is exactly the same as the ripple counter in Figure (). Both structures consist of four D Flip-Flops (DFF) and the wires are going into the same nodes on the drawings. The main characteristic of the ripple counter is that the output of the previous DFF is going into the current DFF’s clock. Both of the structures have this characteristic.




Figure **18.** Four Bit Ripple Down Counter Schematic using RTL Viewer

#### Synchronous Down Counter (Dataflow Model)

In Figure19, the structure of the synchronous down counter produced by the RTL Viewer tool is the same as our group’s structural implementation. The inverter is switched to a bubble representation in the RTL Viewer, but are equivalent in how the component affects the circuit. Even though the dataflow model is higher level technique of modelling the counter, the difference between the Quartus version of the gate level implementation is the same our design of the synchronous down counter.




Figure **19.** Four Bit Schematic Down Counter Schematic using RTL Viewer

#### Four Bit Ripple Down Counter (Schematic Model)

In Figure20, the Johnson counter structure created by the Quartus RTL Viewer tool is slightly different than our original design. The difference between the two structures is that our group’s design used four single DFFs but the Quartus version used a DFF that took in a bus of wires. The difference is expected since the behavioral model does not deal with any of the hardware and most of the time will produce a different gate level implementation.




Figure **20.** Four Bit Johnson Down Counter Schematic using RTL Viewer

## Failure Mode Analysis

The first counter that will be examined is the ripple down counter. The counter has two inputs, reset and clock, that controls the system. The outputs go out to the LEDs. At SA0 for the outputs, the corresponding LEDs to those outputs will not light up and can possibly mess up the current bit pattern if the light is supposed to be on. At SA1 for the outputs, the corresponding LEDs to those outputs will light up and can possibly mess up the current bit pattern if the light is supposed to be off. If the reset signal is stuck at 1, the bit pattern will continue will decrement even if the key is being pressed and the signal should be a 0. If the reset signal is stuck at 0, the bit pattern will stall at 0 and not decrement even if the reset signal should be a 1. The last signal to look at is the clock signal. In both SA0 and SA1 mode, the counter will be stuck on the previous state since the components will not see the next rising edge to change its values.

The second counter that will be looked at is the synchronous down counter. First, reset will be looked at in SA0 mode. The reset will stall the counter at 0 when the reset is stuck at low. When the reset is in SA1 mode, the counter will continuously decrement down without nothing to stop the counter. The next signal is the clock. When the clock is stuck at 0 or 1, the counter never sees the positive edge of the clock so the counter will freeze and not be able to change. Finally, the output will be looked at in the different hazard modes. In SA0, the LEDs will just be off and could affect how the bit pattern should look at a current state. The same result can happen when the outputs are stuck at 1 because the LEDs will be on when might not need to be.

The last counter that will be looked at is the Johnson down counter. Reset and the clock are the two inputs into the clock. When the clock is stuck at either high or low, the counter will freeze at the current stage and will not decrement. When the reset is stuck high, the counter will continuously decrement even if the key is being pressed to make the reset low. When the reset is stuck low, the counter will stall at 0. The outputs of the counter are the four LED lights. When any of the LED lights are stuck at 1, the bit pattern might be wrong at the current state because the LEDs could be on when it isn’t supposed to. When any of the LED lights are stuck at 0, the bit pattern could be wrong at the current state because the LEDs could be off when they are meant to be on.

# Analysis

## Analysis of any errors

Throughout the lab, there was a couple of problems that caused a couple of errors. The first error is the reset signal is connected to the switch. Signal Tap waveform was inconsistent and kept oscillating on and off because the switch bounces when it is being moved. Instead of using the switch, the key was used in replacement for the reset signal. The key gave a more solid signal when it was either on or off and took a shorter time to settle at a value. Another error was using the correct model number for the Quartus project. The model number affects the type of pins that can be assigned to the inputs and outputs. The number of pins that needed to be hooked up to the board was unavailable when the model number was chosen incorrectly. Searching through the user manuals of the DE1-SoC board showed the exact model number that were needed to create the project and program the board. The final problem that was encountered was the schematic entry feature on Quartus. There was a bug when the 4-bit was set to an output bus rather than individual wires. When the schematic was compiled, the Verilog HDL file was created but the output was not wired up at all. The wire was just dangling and would not get a signal. The solutions to this problem was to either split the bus to four individual wires or name the wire connecting to the output. After doing one of these solutions, the created Verilog HDL file would have its output connected to an actual signal.

## Analysis of possible errors

# Summary and Conclusion

Overall, the lab covered many things that have previously been covered and new things that are just being introduced. First, counters were built using different modelling levels in Verilog HDL. The counters were then compiled and then simulated using the gtkwave tool. The simulations gave a nice representation of the output waveforms that could be produced with the code. Then, the counters were programmed onto the board to display the counters on the LEDs. Using the Signal Tap II Analyzer tool, the actual output waveforms can be produced and compared to the simulated result from gtkwave. At the end of the lab, a c-program was developed to convert currency using a given exchange rate, amount, and the converted beer price in the foreign currency.

Tools were introduced in this lab that will be useful in future labs. Learning new tools will be essential in the industry since not all places will have familiar tools or some places will have a superior tool. The lab also demonstrated that even if simulations are producing the right output, the actual results on the board might differ. Using the Signal Tap tool, we determined that the key produces a better input signal than the switch. The counters were simple structures, but was also easier to compare the modeling levels with each other. The lab supplied a review of content from previous embedded courses and also gave an introduction to new tools and what future labs might hold.

# Appendices