

Nombre: José Alejandro Rodríguez Porras Carné: 19131 Sección: 10

Fecha: 16/08/2020


Laboratorio 5


Ejercicio 1








Ejercicio 2












Ejercicio 3



Ejercicio 4

Código del archivo con los módulos: ejercicio04.v

```
    ejercicio04.v X ≡ ejercicio04_tb.v

D: > AlejandroDigital > electronica_digital1 > lab05dig > ejercicio04 > ≡ ejercicio04.v
  1 //José Alejandro Rodríguez Porras 19131
      module mux21(input wire a0, a1, s0, output wire y);
          assign y = s0 ? a1 : a0;
      module mux41(input wire a0, a1, a2, a3, s1, s0, output wire y);
         wire y1, y0;
         mux21 m2_1(a0, a1, s1, y1);
          mux21 m2_2(a2, a3, s1, y0);
          mux21 m2(y1, y0, s0, y);
     //Módulo MUX 8:1
     module mux81(input wire a0, a1, a2 ,a3, a4, a5, a6, a7, s0, s1, s2, output wire y);
          wire y1, y0;
          mux41 m4_1(a0, a1, a2, a3, s2, s1, y1);
          mux41 m4_2(a4, a5, a6, a7, s2, s1, y0);
          mux21 m2(y1, y0, s0, y);
      module t1_81(input wire A, B, C, output wire y);
          wire H, L;
          assign L = 0;
          mux81 T1_8(L, H, H, L, H, L, H, A, B, C, y);
      module t1_41(input wire A, B, C, output wire y);
          mux41 T1_4(C, ~C, ~C, C, A, B, y);
      module t1_21(input wire A, B, C, output wire y);
          mux21 T1_2((B^C),~(B^C), A, y);
      module t2_81(input wire A, B, C, output wire y);
```

```
wire H, L;
58
        assign H = 1;
59
        assign L = 0;
60
61
        mux81 T2_8(H, H, L, L, L, H, H, L, A, B, C, y);
62
63
     endmodule
64
65
     //Tabla 2 MUX 4:1
   67
68
        wire L;
        assign L = 0;
69
        mux41 T2_4(~C, L, C, ~C, B, A, y);
70
71
72
     endmodule
73
74
     //Tabla 2 MUX 2:1
75 ∨ module t2_21(input wire A, B, C, output wire y);
76
        mux21 T2_2(~B, ~(B & C), A, y);
77
78
79
     endmodule
80
81
```

Código del testbench ejercicio04_tb.v

```
    ≡ ejercicio04.v

                 ≡ ejercicio04_tb.v X
D: > AlejandroDigital > electronica_digital1 > lab05dig > ejercicio04 > ≡ ejercicio04_tb.v
  1 //José Alejandro Rodríguez Porras 19131
     module testbench();
          reg t1_A8, t1_B8, t1_C8, t1_A4, t1_B4, t1_C4, t1_A2, t1_B2, t1_C2,
          t2_A8, t2_B8, t2_C8, t2_A4, t2_B4, t2_C4, t2_A2, t2_B2, t2_C2;
          wire t1_Y8, t1_Y4, t1_Y2, t2_Y8, t2_Y4, t2_Y2;
 11 \ //Tabla 1
          t1_81 T1_8(t1_A8, t1_B8, t1_C8, t1_Y8);
          t1_41 T1_4(t1_A4, t1_B4, t1_C4, t1_Y4);
          t1_21 T1_2(t1_A2, t1_B2, t1_C2, t1_Y2);
 16 ∨ //Tabla 2
         t2_81 T2_8(t2_A8, t2_B8, t2_C8, t2_Y8);
          t2_41 T2_4(t2_A4, t2_B4, t2_C4, t2_Y4);
          t2_21 T2_2(t2_A2, t2_B2, t2_C2, t2_Y2);
 21 V //Simulación Tabla 1 MUX 8:1
          initial begin
              $display("\n");
              $display("Tabla 1 MUX 8:1");
              $display("A B C | Y");
              $display("-----|--");
              $monitor("%b %b %b | %b", t1_A8, t1_B8, t1_C8, t1_Y8);
              t1_A8 = 0; t1_B8 = 0; t1_C8 = 0;
              #1 t1_A8 = 0; t1_B8 = 0; t1_C8 = 1;
              #1 t1_A8 = 0; t1_B8 = 1; t1_C8 = 0;
              #1 t1_A8 = 0; t1_B8 = 1; t1_C8 = 1;
              #1 t1_A8 = 1; t1_B8 = 0; t1_C8 = 0;
              #1 t1_A8 = 1; t1_B8 = 0; t1_C8 = 1;
              #1 t1_A8 = 1; t1_B8 = 1; t1_C8 = 0;
              #1 t1_A8 = 1; t1_B8 = 1; t1_C8 = 1;
 38 V //Simulación Tabla 1 MUX 4:1
              #8
              $display("\n");
              $display("Tabla 1 MUX 4:1");
              $display("A B C | Y");
              $display("----|--");
              $monitor("%b %b %b | %b", t1_A4, t1_B4, t1_C4, t1_Y4);
              t1_A4 = 0; t1_B4 = 0; t1_C4 = 0;
              #1 t1_A4 = 0; t1_B4 = 0; t1_C4 = 1;
              #1 t1_A4 = 0; t1_B4 = 1; t1_C4 = 0;
              #1 t1_A4 = 0; t1_B4 = 1; t1_C4 = 1;
              #1 t1_A4 = 1; t1_B4 = 0; t1_C4 = 0;
              #1 t1_A4 = 1; t1_B4 = 0; t1_C4 = 1;
              #1 t1_A4 = 1; t1_B4 = 1; t1_C4 = 0;
              #1 t1_A4 = 1; t1_B4 = 1; t1_C4 = 1;
```

```
56 V //Simulación Tabla 1 MUX 2:1
          initial begin
              #16
              $display("\n");
              $display("Tabla 1 MUX 2:1");
              $display("A B C | Y");
              $display("----|--");
              $monitor("%b %b %b | %b", t1_A2, t1_B2, t1_C2, t1_Y2);
              t1_A2 = 0; t1_B2 = 0; t1_C2 = 0;
              #1 t1_A2 = 0; t1_B2 = 0; t1_C2 = 1;
              #1 t1_A2 = 0; t1_B2 = 1; t1_C2 = 0;
              #1 t1 A2 = 0; t1 B2 = 1; t1 C2 = 1;
              #1 t1_A2 = 1; t1_B2 = 0; t1_C2 = 0;
              #1 t1_A2 = 1; t1_B2 = 0; t1_C2 = 1;
              #1 t1_A2 = 1; t1_B2 = 1; t1_C2 = 0;
              #1 t1_A2 = 1; t1_B2 = 1; t1_C2 = 1;
          initial begin
              #24
              $display("\n");
              $display("Tabla 2 MUX 8:1");
              $display("A B C | Y");
              $display("-----|--");
              $monitor("%b %b %b | %b", t2_A8, t2_B8, t2_C8, t2_Y8);
              t2_A8 = 0; t2_B8 = 0; t2_C8 = 0;
              #1 t2_A8 = 0; t2_B8 = 0; t2_C8 = 1;
              #1 t2_A8 = 0; t2_B8 = 1; t2_C8 = 0;
              #1 t2_A8 = 0; t2_B8 = 1; t2_C8 = 1;
              #1 t2_A8 = 1; t2_B8 = 0; t2_C8 = 0;
              #1 t2_A8 = 1; t2_B8 = 0; t2_C8 = 1;
              #1 t2_A8 = 1; t2_B8 = 1; t2_C8 = 0;
              #1 t2_A8 = 1; t2_B8 = 1; t2_C8 = 1;
92 V //Simulación Tabla 2 MUX 4:1
          initial begin
              #32
              $display("\n");
              $display("Tabla 2 MUX 4:1");
              $display("A B C | Y");
              $display("----|--");
              $monitor("%b %b %b | %b", t2_A4, t2_B4, t2_C4, t2_Y4);
              t2_A4 = 0; t2_B4 = 0; t2_C4 = 0;
              #1 t2_A4 = 0; t2_B4 = 0; t2_C4 = 1;
              #1 t2_A4 = 0; t2_B4 = 1; t2_C4 = 0;
              #1 t2_A4 = 0; t2_B4 = 1; t2_C4 = 1;
104
              #1 t2 A4 = 1; t2 B4 = 0; t2 C4 = 0;
              #1 t2_A4 = 1; t2_B4 = 0; t2_C4 = 1;
              #1 t2_A4 = 1; t2_B4 = 1; t2_C4 = 0;
              #1 t2_A4 = 1; t2_B4 = 1; t2_C4 = 1;
```

```
//Simulación Tabla 2 MUX 2:1
110
111
          initial begin
              #40
112
113
              $display("\n");
114
              $display("Tabla 2 MUX 2:1");
115
              $display("A B C | Y");
116
              $display("-----|--");
117
              $monitor("%b %b %b | %b", t2_A2, t2_B2, t2_C2, t2_Y2);
118
              t2_A2 = 0; t2_B2 = 0; t2_C2 = 0;
119
              #1 t2_A2 = 0; t2_B2 = 0; t2_C2 = 1;
120
              #1 t2_A2 = 0; t2_B2 = 1; t2_C2 = 0;
              #1 t2 A2 = 0; t2 B2 = 1; t2 C2 = 1;
121
122
              #1 t2_A2 = 1; t2_B2 = 0; t2_C2 = 0;
123
              #1 t2_A2 = 1; t2_B2 = 0; t2_C2 = 1;
124
              #1 t2_A2 = 1; t2_B2 = 1; t2_C2 = 0;
125
              #1 t2_A2 = 1; t2_B2 = 1; t2_C2 = 1;
126
127
128
          initial
129
          #48 $finish;
130
131
          initial begin
132
              $dumpfile("ejercicio04_tb.vcd");
133
              $dumpvars(0,testbench);
134
135
136
      endmodule
137
```

Output del programa en el cmd

C:\Windows\System32\cmd.exe - apio sim

```
Microsoft Windows [Versión 10.0.18362.959]
(c) 2019 Microsoft Corporation. Todos los derechos reservados.
):\AlejandroDigital\electronica_digital1\lab05dig\ejercicio04>apio si
--> WARNING: no PCF file found (.pcf)
iverilog -o ejercicio04_tb.out -D VCD_OUTPUT=ejercicio04_tb C:/Users/
/vp ejercicio04_tb.out
Tabla 1 MUX 8:1
4 B C | Y
/CD info: dumpfile ejercicio04_tb.vcd opened for output.
0 0 0 0
 0 1 | 1
 10 | 1
 11 | 0
 00 | 1
     0
 0 1
 10 | 0
 1 1 | 1
Tabla 1 MUX 4:1
4 B C | Y
9 9 9 9
 0 1
 1 0
 1 1
     0
 0 0 | 1
 0 1 | 0
 10 0
 1 1 | 1
abla 1 MUX 2:1
 B C | Y
 00 | 0
 0 1 | 1
 10 | 1
 11 | 0
 00 | 1
 0 1 | 0
     0
 1 0
 1 1
     | 1
```

```
Tabla 2 MUX 8:1
АВС
000
        1
001
       1
0 1 0
       0
0 1 1
       0
100
        0
1 0 1
       1
1 1 0
       1
1 1 1
       0
Tabla 2 MUX 4:1
авс I
0 0 0
       1
0 0 1
       0
0 1 0
       0
0 1 1
       0
100
       0
1 0 1
        1
1 1 0
       1
1 1 1
       0
Tabla 2 MUX 2:1
авс I
       Y
000
       1
0 0 1
       1
0 1 0
       0
0 1 1
       0
100
       1
1 0 1
       1
1 1 0
       1
1 1 1
gtkwave ejercicio04_tb.vcd ejercicio04_tb.gtkw
```

Diagrama de Timing de todas las señales (entradas y salidas)




Diagrama de Timing de las salidas de la tabla 1 y 2 para sus MUX 8:1, 4:1 y 2:1



Link repositorio: https://github.com/rod19131/electronica_digital1

Ejercicio 5


Propagation Delay: Es el tiempo máximo t_{pd} para que la salida del circuito se estabilice.


Contamination Delay: Es el tiempo mínimo t_{cd} para que la salida se desestabilice.

Ruta crítica: Es la ruta a través de puertas lógicas en un circuito donde la sumatoria del t_{pd} de cada puerta es la más alta, es decir el camino por el cual el delay de propagación es el máximo.

Ruta corta: Es la ruta a través de puertas lógicas en un circuito donde la sumatoria del t_{cd} de cada puerta es la más baja, es decir el camino por el cual el delay de contaminación es el mínimo.

Ejercicio 6





 $t_{pd} = 0$ $t_{$

Ruta critica Fi = 145ps

Ruta corta Fi = 60ps

Ruta critica Fi = 85ps

Ruta corta Fi = 40 ps

