ARM2 Instructions

| | | Status N Z C V I F | lise I to undate Rn when nre-indexing e g IDR R0 IR1 #4II | | |
|---|--|-----------------------|---|--|-----------------------|
| ADC Arithmetic add with carry | ADC Rd, Rn, #imm ADC Rd, Rn, Rm ADC Rd, Rn, Rm shif ADC Rd, Rn, Rm shif | | Status Abbreviations * may change | | |
| ADD Arithmetic add | ADC Rd, Rn, Rm RRX ADD Rd, Rn, #imm | * * * * | AL CC CS EQ addr GE GT HI LE mode LS LT MI NE reg_ | 26 bit address any of IA, IB, DA, DB (or EA list e.g. R2, R4-R6 offset in range of -4095409 | , ED, FA or FD) |
| | ADD Rd, Rn, Rm ADD Rd, Rn, Rm shif ADD Rd, Rn, Rm shif ADD Rd, Rn, Rm RRX | | Name and description | Addressing modes | Status N Z C V I F |
| AND Logical AND | AND Rd, Rn, #imm AND Rd, Rn, Rm AND Rd, Rn, Rm shif AND Rd, Rn, Rm RXX | | MVN Move complement of register | MVN Rd, #imm MVN Rd, Rm MVN Rd, Rm shift #cnt MVN Rd, Rm shift Rs MVN Rd, Rm RRX | * * * (if S) |
| B | B addr | | ORR Logical OR | ORR Rd, Rn, #imm ORR Rd, Rn, Rm ORR Rd, Rn, Rm shift #cnt | * * * (if S) |
| Bit clear | BIC Rd, Rn, #imm BIC Rd, Rn, Rm BIC Rd, Rn, Rm shif BIC Rd, Rn, Rm shif BIC Rd, Rn, Rm RRX | | RSB Reverse-operand subtract | ORR Rd, Rn, Rm shift Rs ORR Rd, Rn, Rm RRX RSB Rd, Rn, #imm RSB Rd, Rn, Rm | * * * * (if S) |
| BL Branch with link (R14 ← PC) | BL addr | | RSC | RSB Rd, Rn, Rm shift #cnt RSB Rd, Rn, Rm shift Rs RSB Rd, Rn, Rm RRX | |
| CMN Set negative compare | CMN Rn, #imm CMN Rn, Rm CMN Rn, Rm shift #c CMN Rn, Rm shift Rs CMN Rn, Rm RRX | | Reverse-operand subtract with carry | RSC Rd, Rn, #imm RSC Rd, Rn, Rm RSC Rd, Rn, Rm shift #cnt RSC Rd, Rn, Rm shift Rs RSC Rd, Rn, Rm RRX | * * * * (if S) |
| CMP Arithmetic comparison | CMP Rn, #imm CMP Rn, Rm CMP Rn, Rm shift #c CMP Rn, Rm shift Rs CMP Rn, Rm RNX | | SBC Subtract with carry | SBC Rd, Rn, #imm SBC Rd, Rn, Rm SBC Rd, Rn, Rm shift #cnt SBC Rd, Rn, Rm shift Rs SBC Rd, Rn, Rm RRX | * * * * (if S) |
| EOR Logical exclusive OR | EOR Rd, Rn, #imm EOR Rd, Rn, Rm EOR Rd, Rn, Rm shif | | STM Store multiple registers STR | STMmode Rn, { reg_list } | |
| LDM Load multiple registers | EOR Rd, Rn, Rm shif EOR Rd, Rn, Rm RRX LDMmode Rn, { reg_1 | | Store register to memory | STR Rd, [Rn, #off] STR Rd, [Rn, Rm] STR Rd, [Rn, Rm shift #cnt] STR Rd, [Rn], #off STR Rd, [Rn], Rm STR Rd, [Rn], Rm | |
| LDR Load register from memory | LDR Rd, [Rn, #off] LDR Rd, [Rn, Rm] LDR Rd, [Rn, Rm shi LDR Rd, [Rn], #off | ft #cnt] | SUB Subtract | SUB Rd, Rn, #imm SUB Rd, Rn, Rm SUB Rd, Rn, Rm shift #cnt SUB Rd, Rn, Rm shift Rs SUB Rd, Rn, Rm RRX | * * * * (if S) |
| MLA Multiply and | LDR Rd, [Rn], Rm LDR Rd, [Rn], Rm sh MLA Rd, Rm, Rs, Rn | ift #cnt * * X | SWI Software interrupt | | |
| MOV Move register or constant | MOV Rd, #imm MOV Rd, Rm | (if S) * * * (if S) | TEQ Set condition codes via XOR | TEQ Rn, #imm TEQ Rn, Rm TEQ Rn, Rm shift #cnt TEQ Rn, Rm shift Rs TEQ Rn, Rm RRX | * * * |
| MUL | MOV Rd, Rm shift #c MOV Rd, Rm shift Rs MOV Rd, Rm RRX | | TST Set condition codes via AND | TST Rn, #imm TST Rn, Rm | * * * |
| Multiply | MUL Rd, Rm, Rs | * * X (if S) | | TST Rn, Rm shift #cnt TST Rn, Rm shift Rs TST Rn, Rm RRX | |

Inspired by 6502 Instructions by Beagle Bros

Any instruction can be conditional, e.g. MOVEQ R0, R1