

# ARM2 Instructions

Name and description	Addressing modes	Status N Z C V I F
<b>ADC</b> Arithmetic add with carry	ADC Rd, Rn, #imm ADC Rd, Rn, Rm ADC Rd, Rn, Rm shift #cnt ADC Rd, Rn, Rm shift Rs ADC Rd, Rn, Rm RRX	* * * * _ _ (if S)
<b>ADD</b> Arithmetic add	ADD Rd, Rn, #imm ADD Rd, Rn, Rm ADD Rd, Rn, Rm shift #cnt ADD Rd, Rn, Rm shift Rs ADD Rd, Rn, Rm RRX	* * * * _ _ (if S)
<b>AND</b> Logical AND	AND Rd, Rn, #imm AND Rd, Rn, Rm AND Rd, Rn, Rm shift #cnt AND Rd, Rn, Rm shift Rs AND Rd, Rn, Rm RRX	* * * _ _ _ (if S)
<b>B</b> Branch	B addr	_ _ _ _ _ _
<b>BIC</b> Bit clear	BIC Rd, Rn, #imm BIC Rd, Rn, Rm BIC Rd, Rn, Rm shift #cnt BIC Rd, Rn, Rm shift Rs BIC Rd, Rn, Rm RRX	* * * _ _ _ (if S)
<b>BL</b> Branch with link (R14 ← PC)	BL addr	_ _ _ _ _ _
<b>CMN</b> Set negative compare	CMN Rn, #imm CMN Rn, Rm CMN Rn, Rm shift #cnt CMN Rn, Rm shift Rs CMN Rn, Rm RRX	* * * * _ _
<b>CMP</b> Arithmetic comparison	CMP Rn, #imm CMP Rn, Rm CMP Rn, Rm shift #cnt CMP Rn, Rm shift Rs CMP Rn, Rm RRX	* * * * _ _
<b>EOR</b> Logical exclusive OR	EOR Rd, Rn, #imm EOR Rd, Rn, Rm EOR Rd, Rn, Rm shift #cnt EOR Rd, Rn, Rm shift Rs EOR Rd, Rn, Rm RRX	* * * _ _ _ (if S)
<b>LDM</b> Load multiple registers	LDMmode Rn, { reg_list }	_ _ _ _ _ _
<b>LDR</b> Load register from memory	LDR Rd, [Rn, #off] LDR Rd, [Rn, Rm] LDR Rd, [Rn, Rm shift #cnt] LDR Rd, [Rd], #off LDR Rd, [Rd], Rm LDR Rd, [Rd], Rm shift #cnt	_ _ _ _ _ _
<b>MLA</b> Multiply and accumulate	MLA Rd, Rm, Rs, Rn	* * X _ _ _ (if S)
<b>MOV</b> Move register or constant	MOV Rd, #imm MOV Rd, Rm MOV Rd, Rm shift #cnt MOV Rd, Rm shift Rs MOV Rd, Rm RRX	* * * _ _ _ (if S)
<b>MUL</b> Multiply	MUL Rd, Rm, Rs	* * X _ _ _ (if S)

## Inspired by 6502 Instructions by Beagle Bros

Any instruction can be conditional, e.g. MOVEQ R0, R1  
Some instructions can optionally update the status flags, e.g. ADDS R0, R1, R2  
Use ! to update Rn when pre-indexing, e.g. LDR R0, [R1, #4]!

<b>Status</b> * may change _ no change X scrambled	<b>Abbreviations</b> Rd, Rn, Rm, Rs any register #imm signed expression shiftable into an 8-bit value shift any of ASL, LSL, LSR, ASR or ROR cnt shift count in range of 1..31 addr 26 bit address reg_list e.g. R2, R4-R6 off offset in range of -4095..4095
---	--

Name and description	Addressing modes	Status N Z C V I F
<b>MOVN</b> Move complement of register	MOVN Rd, #imm MOVN Rd, Rm MOVN Rd, Rm shift #cnt MOVN Rd, Rm shift Rs MOVN Rd, Rm RRX	* * * _ _ _ (if S)
<b>ORR</b> Logical OR	ORR Rd, Rn, #imm ORR Rd, Rn, Rm ORR Rd, Rn, Rm shift #cnt ORR Rd, Rn, Rm shift Rs ORR Rd, Rn, Rm RRX	* * * _ _ _ (if S)
<b>RSB</b> Reverse-operand subtract	RSB Rd, Rn, #imm RSB Rd, Rn, Rm RSB Rd, Rn, Rm shift #cnt RSB Rd, Rn, Rm shift Rs RSB Rd, Rn, Rm RRX	* * * * _ _ (if S)
<b>RSC</b> Reverse-operand subtract with carry	RSC Rd, Rn, #imm RSC Rd, Rn, Rm RSC Rd, Rn, Rm shift #cnt RSC Rd, Rn, Rm shift Rs RSC Rd, Rn, Rm RRX	* * * * _ _ (if S)
<b>SBC</b> Subtract with carry	SBC Rd, Rn, #imm SBC Rd, Rn, Rm SBC Rd, Rn, Rm shift #cnt SBC Rd, Rn, Rm shift Rs SBC Rd, Rn, Rm RRX	* * * * _ _ (if S)
<b>STM</b> Store multiple registers	STMmode Rn, { reg_list }	_ _ _ _ _ _
<b>STR</b> Store register to memory	STR Rd, [Rn, #off] STR Rd, [Rn, Rm] STR Rd, [Rn, Rm shift #cnt] STR Rd, [Rd], #off STR Rd, [Rd], Rm STR Rd, [Rd], Rm shift #cnt	_ _ _ _ _ _
<b>SUB</b> Subtract	SUB Rd, Rn, #imm SUB Rd, Rn, Rm SUB Rd, Rn, Rm shift #cnt SUB Rd, Rn, Rm shift Rs SUB Rd, Rn, Rm RRX	* * * * _ _ (if S)
<b>SWI</b> Software interrupt	SWI operand	_ _ _ _ _ _
<b>TEQ</b> Set condition codes via XOR	TEQ Rn, #imm TEQ Rn, Rm TEQ Rn, Rm shift #cnt TEQ Rn, Rm shift Rs TEQ Rn, Rm RRX	* * * _ _ _
<b>TST</b> Set condition codes via AND	TST Rn, #imm TST Rn, Rm TST Rn, Rm shift #cnt TST Rn, Rm shift Rs TST Rn, Rm RRX	* * * _ _ _