## **ARM2 Instructions**

Name and description	Use I to undate Rn when pre-indexing, e.g. IDR RA.				
ADC Arithmetic add with carry	ADC Rd, Rn, #imm ADC Rd, Rn, Rm ADC Rd, Rn, Rm shift #cnt ADC Rd, Rn, Rm shift Rs ADC Rd, Rn, Rm RRX	* * * * (if S)	* may change Rd, _ no change #imm X scrambled into shif Conditions cnt AL CC CS EQ addr	reviations Rn, Rm, Rs any register a signed expression shiftable an 8-bit value ft any of ASL, LSL, LSR, ASR or shift count in range of 131 26 bit address any of IA, IB, DA, DB (or EA	
ADD Arithmetic add	ADD Rd, Rn, #imm ADD Rd, Rn, Rm ADD Rd, Rn, Rm shift #cnt ADD Rd, Rn, Rm shift Rs	* * * * (if S)	LS LT MI NE reg_	list e.g. R2, R4-R6 offset in range of -4095409	
	ADD Rd, Rn, Rm RRX		MVN		
AND Logical AND	AND Rd, Rn, #imm AND Rd, Rn, Rm AND Rd, Rn, Rm shift #cnt AND Rd, Rn, Rm shift Rs AND Rd, Rn, Rm RRX	* * * (if S)	Move complement of register	MVN Rd, #imm MVN Rd, Rm MVN Rd, Rm shift #cnt MVN Rd, Rm shift Rs MVN Rd, Rm RRX	* * * (if S)
В			ORR Logical OR	ORR Rd, Rn, #imm	* * *
Branch BIC	B addr		Logical on	ORR Rd, Rn, Rm ORR Rd, Rn, Rm shift #cnt ORR Rd, Rn, Rm shift Rs	(if S)
Bit clear	BIC Rd, Rn, #imm BIC Rd, Rn, Rm	* * * (if S)	200	ORR Rd, Rn, Rm RRX	
BL	BIC Rd, Rn, Rm shift #cnt BIC Rd, Rn, Rm shift Rs BIC Rd, Rn, Rm RRX	(11 3)	<b>RSB</b> Reverse-operand subtract	RSB Rd, Rn, #imm RSB Rd, Rn, Rm RSB Rd, Rn, Rm shift #cnt RSB Rd, Rn, Rm shift Rs	* * * * (if S)
Branch with link (R14 ← PC)	BL addr		DCC	RSB Rd, Rn, Rm RRX	
CMN			<b>RSC</b> Reverse-operand	RSC Rd, Rn, #imm	* * * *
Set negative compare	CMN Rn, #imm CMN Rn, Rm CMN Rn, Rm shift #cnt CMN Rn, Rm shift Rs CMN Rn, Rm RRX	* * * *	subtract with carry	RSC Rd, Rn, Rm RSC Rd, Rn, Rm shift #cnt RSC Rd, Rn, Rm shift Rs RSC Rd, Rn, Rm RRX	(if S)
CMP	Criiv Kirj Kiii KKX		SBC Subtract with	SBC Rd, Rn, #imm	* * * *
Arithmetic comparison	CMP Rn, #imm CMP Rn, Rm CMP Rn, Rm shift #cnt CMP Rn, Rm shift Rs	* * * *	carry	SBC Rd, Rn, Rm SBC Rd, Rn, Rm shift #cnt SBC Rd, Rn, Rm shift Rs SBC Rd, Rn, Rm RRX	 (if S)
FOR	CMP Rn, Rm RRX		STM		
<b>EOR</b> Logical exclusive	EOR Rd, Rn, #imm	* * *	Store multiple registers	STMmode Rn, { reg_list }	
OR	EOR Rd, Rn, Rm EOR Rd, Rn, Rm shift #cnt EOR Rd, Rn, Rm shift Rs EOR Rd, Rn, Rm RRX	(if S)	STR Store register to memory	STR Rd, [Rn, #off] STR Rd, [Rn, Rm] STR Rd, [Rn, Rm shift #cnt]	
LDM Load multiple registers	LDMmode Rn, { reg_list }			STR Rd, [Rd], #off STR Rd, [Rd], Rm STR Rd, [Rd], Rm shift #cnt	
LDR			SUB		
Load register from memory	LDR Rd, [Rn, Rm] LDR Rd, [Rn, Rm shift #cnt] LDR Rd, [Rd], #off LDR Rd, [Rd], Rm		Subtract	SUB Rd, Rn, #imm SUB Rd, Rn, Rm SUB Rd, Rn, Rm shift #cnt SUB Rd, Rn, Rm shift Rs SUB Rd, Rn, Rm RRX	* * * * (if S)
	LDR Rd, [Rd], Rm shift #cnt		SWI		
MLA Multiply and	MLA Rd, Rm, Rs, Rn	* * X	Software interrupt	SWI operand	
accumulate	MEA RU, RIII, RS, RII	(if S)	<b>TEQ</b> Set condition	TEQ Rn, #imm	* * *
MOV			codes via XOR	TEQ Rn, Rm	
Move register or constant	MOV Rd, #imm MOV Rd, Rm MOV Rd, Rm shift #cnt MOV Rd, Rm shift Rs	* * * (if S)	TST	TEQ Rn, Rm shift #cnt TEQ Rn, Rm shift Rs TEQ Rn, Rm RRX	
	MOV Rd, Rm RRX		Set condition	TST Rn, #imm	* * *
MUL	MIII Dd Dm Da	* * ~	codes via AND	TST Rn, Rm TST Rn, Rm shift #cnt	
Multiply	MUL Rd, Rm, Rs	* * X (if S)		TST Rn, Rm shift Rs TST Rn, Rm RRX	

Inspired by 6502 Instructions by Beagle Bros

Any instruction can be conditional, e.g. MOVEQ R0, R1