## **ARM2 Instructions**

Name and description	Addressing modes	Status N Z C V I F	<ul> <li>Some instructions can optionally update the status flags, e.g. ADDS R0, R1, R2</li> <li>Use ! to update Rn when pre-indexing, e.g. LDR R0, [R1, #4]!</li> </ul>		
ADC Arithmetic add with carry	ADC Rd, Rn, #imm ADC Rd, Rn, Rm ADC Rd, Rn, Rm shift #cnt ADC Rd, Rn, Rm shift Rs ADC Rd, Rn, Rm RRX	* * * * (if S)	Status Abbreviations  * may change		r ROR
<b>ADD</b> Arithmetic add	ADD Rd, Rn, #imm ADD Rd, Rn, Rm	* * * * (if S)	AL CC CS EQ addr 26 bit address GE GT HI LE reg_list e.g. R2, R4-R6 LS LT MI NE off offset in range of -40954095 NV PL VC VS		
	ADD Rd, Rn, Rm shift #cnt ADD Rd, Rn, Rm shift Rs ADD Rd, Rn, Rm RRX	(11-3)	Name and description	Addressing modes	Status N Z C V I F
AND Logical AND	AND Rd, Rn, #imm AND Rd, Rn, Rm AND Rd, Rn, Rm shift #cnt AND Rd, Rn, Rm shift Rs AND Rd, Rn, Rm RRX	* * * (if S)	MVN Move complement of register	MVN Rd, #imm MVN Rd, Rm MVN Rd, Rm shift #cnt MVN Rd, Rm shift Rs MVN Rd, Rm RRX	* * * (if S)
<b>B</b> Branch	B addr		ORR Logical OR	ORR Rd, Rn, #imm ORR Rd, Rn, Rm ORR Rd, Rn, Rm shift #cnt	* * * (if S)
<b>BIC</b> Bit clear	BIC Rd, Rn, #imm BIC Rd, Rn, Rm	* * * (if S)	RSB	ORR Rd, Rn, Rm shift Rs ORR Rd, Rn, Rm RRX	
BL	BIC Rd, Rn, Rm shift #cnt BIC Rd, Rn, Rm shift Rs BIC Rd, Rn, Rm RRX		Reverse-operand subtract	RSB Rd, Rn, #imm RSB Rd, Rn, Rm RSB Rd, Rn, Rm shift #cnt RSB Rd, Rn, Rm shift Rs	* * * * (if S)
Branch with link (R14 ← PC)	BL addr		RSC	RSB Rd, Rn, Rm RRX	
CMN Set negative compare	CMN Rn, #imm CMN Rn, Rm CMN Rn, Rm shift #cnt CMN Rn, Rm shift Rs CMN Rn, Rm RRX	* * * *	Reverse-operand subtract with carry	RSC Rd, Rn, #imm RSC Rd, Rn, Rm RSC Rd, Rn, Rm shift #cnt RSC Rd, Rn, Rm shift Rs RSC Rd, Rn, Rm RRX	* * * * (if S)
CMP Arithmetic comparison	CMP Rn, #imm CMP Rn, Rm CMP Rn, Rm shift #cnt CMP Rn, Rm shift Rs	* * * *	SBC Subtract with carry	SBC Rd, Rn, #imm SBC Rd, Rn, Rm SBC Rd, Rn, Rm shift #cnt SBC Rd, Rn, Rm shift Rs SBC Rd, Rn, Rm RRX	* * * * (if S)
<b>EOR</b> Logical exclusive OR	CMP Rn, Rm RRX  EOR Rd, Rn, #imm EOR Rd, Rn, Rm	* * * (if S)	STM Store multiple registers	<pre>STMmode Rn, { reg_list }</pre>	
LDM	EOR Rd, Rn, Rm shift #cnt EOR Rd, Rn, Rm shift Rs EOR Rd, Rn, Rm RRX	(11 3)	STR Store register to memory	STR Rd, [Rn, #off] STR Rd, [Rn, Rm] STR Rd, [Rn, Rm shift #cnt] STR Rd, [Rd], #off STR Rd, [Rd], Rm	
Load multiple registers	LDMmode Rn, { reg_list }		SUB	STR Rd, [Rd], Rm shift #cnt	
LDR Load register from memory	LDR Rd, [Rn, #off] LDR Rd, [Rn, Rm] LDR Rd, [Rn, Rm shift #cnt] LDR Rd, [Rd], #off LDR Rd, [Rd], Rm		Subtract	SUB Rd, Rn, #imm SUB Rd, Rn, Rm SUB Rd, Rn, Rm shift #cnt SUB Rd, Rn, Rm shift Rs SUB Rd, Rn, Rm RRX	* * * * (if S)
<b>MLA</b> Multiply and	LDR Rd, [Rd], Rm shift #cnt  MLA Rd, Rm, Rs, Rn	* * X	SWI Software interrupt	SWI operand	
accumulate <b>MOV</b>		(if S)	<b>TEQ</b> Set condition codes via XOR	TEQ Rn, #imm TEQ Rn, Rm	* * *
Move register or constant	MOV Rd, #imm MOV Rd, Rm MOV Rd, Rm shift #cnt MOV Rd, Rm shift Rs MOV Rd, Rm spift Rs	* * * (if S)	TST	TEQ Rn, Rm shift #cnt TEQ Rn, Rm shift Rs TEQ Rn, Rm RRX	
MUL Multiply	MOV Rd, Rm RRX  MUL Rd, Rm, Rs	* * X	Set condition codes via AND	TST Rn, #imm TST Rn, Rm TST Rn, Rm shift #cnt	* * *

Inspired by 6502 Instructions by Beagle Bros

Any instruction can be conditional, e.g. MOVEQ R0, R1