



Re-customize IP

AXI Memory Mapped To PCI Express (2.9)

Documentation IP Location

☐ Show disabled ports

Component Name: `axi_pcie_0`

PCIE:Basics PCIE:Link Config PCIE:ID **PCIE:BARs** PCIE:Misc AXI:BARs AXI:System Add. Debug Options

Base Address Registers

Base Address Registers (BARs) serve two purposes. Initially, they serve as a mechanism for the device to request blocks of address space in the system memory map. After the BIOS or OS determines what addresses are to be assigned to the device, the Base Address Registers are programmed with these addresses and the user implemented PCI-PCI bridge must use this information to perform address decoding.

☐ BAR 64 bit Enabled

BAR 0 Options

☒ Bar0 Type: Memory Size: 16 Kilobytes

AXI BAR MAP 0 Options

AXI-PCIE BAR Translation: 0x40000000

AXI BAR MAP 1 Options

AXI-PCIE BAR Translation: 0xFFFFFFFF

AXI BAR MAP 2 Options

AXI-PCIE BAR Translation: 0xFFFFFFFF

BAR 1 Options

☐ Bar1 Type: N/A Size: 8 N/A

BAR 2 Options

☐ Bar2 Type: N/A Size: 8 N/A

OK Cancel

