



Re-customize IP

pcie\_axi\_lite\_v1\_0 (1.0)

DocumentationIP Location

Show disabled ports

+s\_axis\_rx

-user\_ink\_up

-user\_clk

M\_AXI\_ARESETN

M\_AXI

m\_axis\_tx

Component Namepcie\_axi\_lite\_v1\_0\_0

Axi Bar 0 Addr0x10000000

Axi Bar 0 Mask0xFFFFF000

Axi Bar 1 Addr0x20000000

Axi Bar 1 Mask0xFFFFE000

Axi Bar 2 Addr0x30000000

Axi Bar 2 Mask0xFFFFC000

Axi Bar 3 Addr0x40000000

Axi Bar 3 Mask0xFFFF8000

Big Endian

~1~

~0~

C Data Width

128

64

OK

Cancel

Re-customize IP

7 Series Integrated Block for PCI Express (3.3)

DocumentationIP Location

Show disabled ports

+s\_axis\_tx

+pcie2\_cfg\_interrupt

-sys\_clk

sys\_rst\_n

m\_axis\_rx

pcie\_7x\_mgt

user\_clk\_out

user\_reset\_out

user\_ink\_up

user\_app\_rdy

Component Namepcie\_7x\_0

BasicIDsBARsCore CapabilitiesLink RegistersInterruptsPower ManagementExt CapabilitiesExt Capabilities-2TL Setting

Base Address Registers (BARs) serve two purposes. Initially, they serve as a mechanism for the device to request blocks of address space in the system memory map. After the BIOS or OS determines what addresses to assign to the device, the Base Address Registers are programmed with addresses and the device uses this information to perform address decoding.

Bar0 Enabled

TypeMemory64 bitPrefetchable

Size UnitKilobytesSize Value4

Value (Hex)FFFFFF000

Bar1 Enabled

TypeMemory64 bitPrefetchable

Size UnitKilobytesSize Value8

Value (Hex)FFFE000

Bar2 Enabled

TypeMemory64 bitPrefetchable

Size UnitKilobytesSize Value16

Value (Hex)FFFC000

Bar3 Enabled

TypeMemory64 bitPrefetchable

Size UnitKilobytesSize Value32

Value (Hex)FFFF8000

Bar4 Enabled

TypeN/A64 bitPrefetchable

Size UnitKilobytesSize Value2

Value (Hex)00000000

Bar5 Enabled

TypeN/A64 bitPrefetchable

Size UnitKilobytesSize Value2

Value (Hex)00000000

Expansion Rom Enabled

Size2Kilobytes

Value (Hex)00000000

OK

Cancel

Td ConsoleMessagesLogReportsDesign Runs