## Workshop 1 Questions

## **Clock Dividers**

1. Add clk\_en to the simulation's waveform tab and then run the simulation again. Use the cursor to find the periodicity of this signal (you can select the signal and use arrow keys to reach the exact edges). Capture a waveform picture that shows two occurrences of clk\_en, and include it in the lab report. Indicate the exact period of the signal in the report.




Figure 1: clk\_en is highlighted, we can see the vertical dotted line it creates when it goes high.

The period is 1.31 milliseconds.

2. A duty cycle is the percentage of on period in which a signal or system is active:  $D = \frac{T}{P} \times 100\%$ , where D is the duty cycle, T is the interval where the signal is high, and P is the period. What is the duty cycle of the clk\_en signal?

- time high = 0.01 us
- period = 1.31 ms

$$D = \frac{0.01 * 10^{-6}}{1.31 * 10^{-3}} \times 100\% = 0.00076\%$$

- 3. What is the value of clk\_dv signal during the clock cycle that clk\_en is high? clk\_dv is always zeroed out when clk\_en is high.
- 4. Draw a simple schematic/diagram of signals clk\_dv, clk\_en, and clk\_en\_d. It should be a translation of the corresponding Verilog code.




Figure 2: clock divider diagram

## Debouncing

1. What is the purpose of clk\_en\_d signal when used in expression inst\_vld
<= ~step\_d[0] & step\_d[1] & clk\_en\_d? Why don't we use clk\_en?</pre>

This expression makes sure that the button is held down for at least two clock cycles to avoid any accidental "presses" of the button due to noise or other environmental factors.

clk\_en\_d is the value of clk\_en delayed by a cycle. We use clk\_en\_d instead of clk\_en because it ensure that the shifting of step\_d has already taken place when we access its values. If we were to use clk\_en, we would be updating step\_d and inst\_vld in parallel, and we don't know what kind of results that might produce.

2. Instead of clk\_en <= clk\_dv\_inc[17], can we do clk\_en <= clk\_dv[16], making the duty cycle of clk\_en 50%? Why?

It won't make the duty cycle 50%, it will double the previous duty cycle, which was fairly small so our new duty cycle will still be much less than 50%.

3. Include waveform captures that clearly show the timing relationship between clk\_en, step\_d[1], step\_d[0], btnS, clk\_en\_d, and inst\_vld.




Figure 3: debouncing waveforms

4. Draw a simple schematic/diagram of the signals above. It should be a direct translation of the Verilog code.




Figure 4: debouncing diagram

## Register File

1. Find the line of code where a register is written a non-zero value. Is this sequential logic or combinational logic?

Line 3:

```
rf[i_wsel] <= i_wdata;</pre>
```

This is sequential logic, as the register is written on each positive clock edge.

2. Find the lines of code where the register values are read out from the register file. Is this sequential or combinatorial logic? If you were to manually implement the read-out logic, what kind of logic elements would you use?

Lines 35 and 36 are responsible for reading out the register file:

```
assign o_data_a = rf[i_sel_a];
assign o_data_b = rf[i_sel_b];
```

3. Draw a circuit diagram of the register file block. It should be a translation of the corresponding Verilog code.




Figure 5: register file diagram

4. Capture a waveform that shows the first time register 3 is written with a non-zero value.




Figure 6: register waveform