




Final_Project

08.08.23 נעם קליינר 316015411 מעבדת ארכיטקטורה ומאיצי חומרה (206564759 נעם קליינר



MCU Top Level Entity




Flow Status	Successful - Tue Aug 8 08:49:26 2023
Quartus Prime Version	21.1.0 Build 842 10/21/2021 SJ Lite Edition
Revision Name	TESTIMM
Top-level Entity Name	MCU
Family	Cyclone V
Device	5CSXFC5D6F31C6
Timing Models	Final
Logic utilization (in ALMs)	1,783 / 32,070 (6 %)
Total registers	1640
Total pins	65 / 499 (13 %)
Total virtual pins	0
Total block memory bits	16,384 / 4,065,280 (< 1 %)
Total DSP Blocks	2 / 87 (2 %)
Total HSSI RX PCSs	0/9(0%)
Total HSSI PMA RX Deserializers	0/9(0%)
Total HSSI TX PCSs	0/9(0%)
Total HSSI PMA TX Serializers	0/9(0%)
Total PLLs	0 / 15 (0 %)
Total DLLs	0/4(0%)



• RTL Viewer results for each block (of the level underneath top).


a) Mips CPU

MIPS:CPU					
INTR		ADRESS_TO_BUS[310]			
MIPS_ADRRESSBUS[310]		CPU_Write			
MIPS_CTLBUS[10]		DATA_TO_BUS[310]			
MIPS_Data_IN[310]		GIE			
clock		INTA			
ena		MEM_READ			
reset		MEM_WRITE			






b) Basic Timer:




c) DivMCLK:







iii. Basic Timer:






d) GPIO:









e) Interrupt_Controller :









f) Control Bus:









e) Address Bus:









g) Data Bus







• Logic usage for each block



MIPS



< <filter>></filter>	
low Status	Successful - Tue Aug 8 10:07:43 2023
uartus Prime Version	21.1.0 Build 842 10/21/2021 SJ Lite Edition
evision Name	TESTIMM
op-level Entity Name	BasicTimer
amily	Cyclone V
evice	5CSXFC5D6F31C6
iming Models	Final
ogic utilization (in ALMs)	71 / 32,070 (< 1 %)
otal registers	148
otal pins	40 / 499 (8 %)
otal virtual pins	0
otal block memory bits	0 / 4,065,280 (0 %)
otal DSP Blocks	0 / 87 (0 %)
otal HSSI RX PCSs	0/9(0%)
otal HSSI PMA RX Deserializers	0/9(0%)
otal HSSI TX PCSs	0/9(0%)
otal HSSI PMA TX Serializers	0/9(0%)
otal PLLs	0 / 15 (0 %)
otal DLLs	0/4(0%)

Basic Timer



Successful - Tue Aug 8 10:36:0
21.1.0 Build 842 10/21/2021 S.
TESTIMM
Interrupt_Controller
Cyclone V
5CSXFC5D6F31C6
Final
8 / 32,070 (< 1 %)
14
76 / 499 (15 %)
0
0 / 4,065,280 (0 %)
0/87(0%)
0/9(0%)
0/9(0%)
0/9(0%)
0/9(0%)
0/15(0%)
0/4(0%)

Interrupt Controller



Flow Summary	
< <filter>></filter>	
Flow Status	In progress - Tue Aug 8 10:43:5
Quartus Prime Version	21.1.0 Build 842 10/21/2021 S.
Revision Name	TESTIMM
Top-level Entity Name	Address_Decoder
Family	Cyclone V
Device	5CSXFC5D6F31C6
Timing Models	Final
Logic utilization (in ALMs)	N/A
Total registers	0
Total pins	20
Total virtual pins	0
Total block memory bits	0
Total DSP Blocks	0
Total HSSI RX PCSs	0
Total HSSI PMA RX Deserializers	0
Total HSSI TX PCSs	0
Total HSSI PMA TX Serializers	0
Total PLLs	0
Total DLLs	0

Address Decoder



• Fmax

	Fmax	Restricted Fmax	Clock Name	Note
1	23.52 MHz	23.52 MHz	clock	
2	66.27 MHz	36.75 MHz	reset	lil)
3	105.56 MHz	105.56 MHz	BasicDiv D	
4	105.56 MHz	105.56 MHz	BasicDiv Q	

• Conclusions

- 1. להקפיד על אלגוריתמים שמבוססים על חומרה ופחות על תוכנה.
- 2. כתיבה נכונה עשויה לחסוך המון רכיבי חומרה\זיכרון שלא לצורך.