

SEM 2-5 (RC 07-08)

F.E. (Semester – II) Examination, May/June 2015 (Revised in 2007-08) BASIC ELECTRONICS ENGINEERING

Duration: 3 Hours

Total Marks: 100

Instructions: 1) Answer any five questions selecting atleast one from each Module.

2) Make suitable assumptions, if required.

MODULE-I

1. a) Draw a reverse biased pn junction and explain the following terms :

d) Differentiate between Zener and Avalanche breakdowns.

i) Knee voltage

ii) PIV of a diode.

8

b) Draw the simplified equivalent circuit of a diode and its V-I characteristics.


2

4

 Define and explain static and average resistances of a diode with the help of diagram.

6

2. a) Find V₀ and I for the given circuit.



2




6

b) Derive the TnF for a bridge rectifier and compare its value with that of a 5 centre-tapped full wave rectifier. c) Draw the circuit of C-filter (using fullwave rectifier) with the input and output 2 waveforms. d) A zener diode is specified as having a breakdown voltage of 9.1 V with a maximum power dissipation of 364 mW. What is the maximum current the 2 diode can handle? e) Determine the output waveform for the following clamper circuit assuming ideal diode and large RC time constant. 5 R Explain the operation of a full wave voltage doubler. MODULE-II 3 a) Distinguish between the emitter, base and collector regions of a transistor. b) What is the collector current called in a CB transistor whose emitter is open? 2 What is the effect of temperature on this current? Sketch typical CE input characteristics of a transistor and calculate the input 4 dynamic resistance of the transistor from these curves. d) Draw a pnp transistor in CC configuration and give its main application. Also draw a CB amplifier and derive its voltage gain. 5 e) Explain the limits of operation for a transistor with relevant output characteristic 6 sketch. 4. a) Derive the stability factor S(I_{CO}) for a fixed bias circuit. 4 b) By analyzing a transistor in emitter bias configuration, show how the load

line can be drawn and mark the Q-point.

6

c) Determine the Q-point I_{CQ} and V_{CEQ} for the voltage divider configuration shown using the appropriate technique.




d) Show how a transistor can be designed as a switch.

MODULE - III

a) Draw and explain drain to source characteristics of n-channel JFET. Explain how can the transfer characteristics curves be obtained from output characteristics.

b) Explain why current I_D exceeds beyond I_{DSS} if positive voltage is applied at gate of n-channel depletion type MOSFET.

c) Determine I_{Da} , V_{GSa} and V_{DS} for the network given below :






- a) With the help of a neat diagram and set of equations explain the feedback biasing arrangement of a EMOSFET.
- . 6

6

- b) Write a note on polarity of various voltages and direction of current for n-channel JFET and p-channel JFET with the help of neat labelled sketches.
- c) Determine I_{DQ}, V_{GSa} and V_{DS} for the network given below:



MODULE-IV

- 7. a) Give the manufacturing steps involved in the fabrication of discrete diode.
 b) What is an OPAMP? Explain common mode operation and common mode rejection for an OPAMP.
 c) Draw the block diagram of the feedback circuit used as an oscillator and explain the Barkhausen criterion for oscillation.
 d) Explain gain margin and phase margin.
 8. a) Explain the working and use of solar cell.
 5
 5
 - b) Write a short note on thermistor.
 - c) Explain the operation of a SCR with a circuit diagram.
 d) Explain the basic diagram of CRT.