# S.E. (Comp) Semester - III (Revised 2007-2008) Examination, May 2009 LOGIC DESIGN

Duration: 3 Hours

Total Marks: 100

Instructions: 1) Answer five full questions, atleast one from each Module

2) Make suitable assumptions, wherever necessary.

## MODULE-I

- a) Find the complement of the following boolean function and reduce it to a minimum number of literals BD + ABC + ACD + ABC.
  - b) For the following function find all of the prime implicants using Quine McCluskey procedure  $f(p, q, r, s) = \sum m(1, 3, 7, 9, 12, 14, 15)$
  - c) Represent the decimal number 9830 in
    - i) BCD
    - ii) Excess-3 code
  - d) Prove that
    - i)  $AB + \overline{AC} + A\overline{BC}(AB + C) = 1$
    - ii) AB + A(B+C) + B(B+C) = B + AC
- a) Determine the single error correcting code for the information code 10110 for odd parity.
  - b) Find the minimum sum of products expression for the following function using K map  $f(w, x, y, z) = \sum m(0, 1, 5, 8, 12, 14, 15) + \sum d(2, 7, 11)$ .
  - c) Convert the following hexadecimal numbers to decimal
    - i) A08F. EA
    - ii) 2EB7
  - d) Realize EX-OR operation using only NOR gates.

4

P.T.O.

#### MODULE-II

- 3. a) Design the circuit of a 3 bit parity generator and the circuit of a 4 bit parity checker using an odd parity bit.
  - b) What is meant by excitation table of a flip flop?
  - c) Construct a 16 to 1 line multiplexer using 2 to 1 line and 4 to 1 line multiplexers.
  - d) Explain the operation of edge triggered S-R flip flop.
- 4. a) Draw the logic diagram of a 2 to 4 line decoder with only NOR gates. Include an enable input.
  - b) What are the various methods used for triggering flip flop?
  - c) Realize the following boolean expression using an 8 to 1 line MUX, where w, x and y appear on select lines  $S_2$ ,  $S_1$  and  $S_0$ , respectively  $f(w, x, y, z) = \sum m (2, 5, 6, 7, 9, 12, 13, 15)$ .
  - d) Convert J-K flip flop to S-R flip flop.


## MODULE-III

- a) Design a decade counter to count in excess 3 code sequence. Use minimum number of J-K flip flop.
  - b) Discuss briefly different types of shift registers.
  - c) How many clock periods are required to shift a 8 bit number in to 8 bit register?

    Also show the waveform.
- 6. a) Design a 3 bit synchronous counter using S-R flip flops.
  - b) Explain how counter can be used as frequency divider.
  - c) Give some applications of shift registers.
  - d) Explain the operation of a twisted ring counter and give its state diagram.

## MODULE-IV

7. a) Design a sequential circuit for the following state diagram using R-S flop floops



b) A sequential circuit has 3 D-flip flops A, B, C and one input x. It is described by following flip flop input function.

$$DA = (BC' + B'C)x + (BC + B'C')x'$$

DB = A

DC = B

- i) Derive the state table for the circuit.
- ii) Draw two state diagram one for x = 0 and other for x = 1.
- c) Differentiate between PAL and FAPL

8. a) Reduce the number of states in the following state table and tabulate reduced state table.

Present	Next	State	Out put	
State	$\mathbf{x} = 0$	x = 1	x = 0	x = 1
a	f	ь	0	0
ь	d	c	0	0
с	f	e	0	0
d	g	a	17	0
e	d	c	0	0
f	f	ь	1	1
g	g	Ь	0	1
h	g	a	1	0

- b) Show how FPLA circuit can be programmed to implement sum and carry output of a full adder.
- c) What are advantages of
  - i) State diagram.
  - ii) State table.
- d) Design a 3-bit counter which counts in the following sequence  $0-2-5-3-4-0 \rightarrow 2$ ....