S.E. (Computer Engineering) (Semester – III) (RC) Examination, May/June 2013 LOGIC DESIGN

Duration: 3 Hours Ma	x Marks: 100
Instructions: 1) Assume suitable data if necessary. 2) Answer any five questions, attempt atleast one questions attempt atleast one questions, attempt atleast one question numbers legibly while answering. 4) Write question numbers legibly while answering. 5) Write answers for the questions based on marks allow Figures at the right inside "()" indicate marks.	
MODULE-I	
 1. A) Obtain the truth table for the following logic equation: Y = (A + BC)(B + C'A) B) Represent the decimal number (249)₁₀ in binary form using: 	
i) Excess-3 code ii) Gray code iii) Straight Binary code	
iv) Octal code. C) Show that Dual of EX-OR is same as its complement. D) Prove the following using Boolean Algebra.	(8)
AB' + A'B + AB = A + B	(4)
 A) A safe has locks for V, W, X, Y and Z all of which must be unlocked safe to open. The keys to the locks are distributed among 5 execution the following manner: Mr. A has keys for locks V and X 	
Mr. B has keys for locks V and Y Mr. C has keys for locks W and Y Mr. D has keys for locks X and Z	
Mr. E has keys for locks V and Z. i) Determine the minimal number of executives required to open the ii) Who is essential executive?	ie safe.
iii) Find all the combinations of executives that can open the safe; expression f(A, B, C, D, E) which specifies when the safe can be as a function of what executives are present.	write an opened (6)
	P.T.O.

(8)

MODULE-IV

- 7. A) A sequence detector is a sequential machine which produces an output 1, every time the desired sequence is detected and an output 0 at all other times. Draw the state diagram and state table for a sequence detector to detect sequence 1010. (Please note overlapping of input sequence is permitted). (10)
 - B) Reduce the following state table:

Present-State	Next State		O/P	
	X= 0	X = 1	X = 0	X = 1
a	C	b	1	1
b	d	С	0	0
С	g	d	0	1
d	е	f	1	0
е	a	f	1	0
f	g	f	1	0
g	а	f	1	0

- i) Present the reduced state diagram.
- ii) Present the reduced state table.
- iii) For the reduced state table, do the state assignment.
- iv) And, draw the transition and output table for the reduced state table. (10)
- 8. A) Show how the FPLA circuit would be programmed to implement:

$$F2 = A(BC)'BC + A'BC + AB'C$$

B) Design a PAL programmed for the following 3 variable logic function:

$$X = ABC + A'C + AB' + (BC)'$$
(6)

Show how PLA can be programmed to implement 3-bit gray to binary conversion.
 (6)