

S.E. (Comp.) (Sem. III) (RC) Examination, May 2010 INTEGRATED ELECTRONICS

Duration: 3 Hours Total Marks: 100

Instructions: 1) Answer 5 questions by selecting atleast one from each Module.

- Answers to subquestions of a question should be written in continuation of each other.
- 3) Make suitable assumptions wherever necessary.

MODULE - 1


 a) Define the following electrical parameters input offset voltage, input resistance CMRR and slew rate.

b) What is a feedback? List two types of feed back? Which type is used in linear applications? Give block diagram representation of current series and voltage shunt feedback.

c) Draw the circuit diagram of an opamp configured in the inverting mode as a summing scaling and averaging amplifier. Derive an expression for the O/P.

 a) With the help of a neat diagram, explain how opamp can be used as differentiator. Show the output wave forms for square and sine wave inputs and draw the frequency response.

b) For the Schmitt trigger circuit shown below, find the upper and lower Trigger points if $R_1 = 100 \Omega$, $R_2 = 50 \text{K} \Omega$ and the supply voltages are +15V and -15V.



 c) Draw and explain block diagram of a instrumentation system and name the IC number of its. 6

6

8

8



MODULE-2

3.	a)	Explain how IC 555 can be used as a astable multivibrator and obtain the expression for the frequency.	8
l La	b)	Design a low voltage regulator for the following specifications. $V_0 = 5V$, $I_m = 50 \text{mA}$, $V_{in} = 15V$, $T_A = 25^{\circ}\text{C}$, $V_{\text{sense}} = 0.65V$.	4
	c)	Explain the working of PLL and give one application with explanation.	8
4.	a)	Give pin description of LM105 with its block diagram.	8
	b)	Explain the applications of mono stable multivibrator (any 2). Why it is called as one shot multivibrator?	8
	c)	Give basic principle of series voltage regulator.	4
		MODULE – 3	
5.	a)	Draw the circuit diagram to show how DCTL gates can be connected to perform the logic operation AND and NOT.	4
	b`	Explain the following with respect to digital logic circuit.	
	*	1) Noise margin	
		2) Propagation time delay	-
		3) Current source logic.	5
	C	Draw the circuit diagram of 2 – input TTL NAND gate and explain its operation clearly stating the conditions of the transistors in the circuit for all possible input combinations.	8
	A	Compare the current spikes in ECL and TTL gates.	3
		What are the advantages of CMOS family over other logic families? Draw and	
6	. a	explain the working of a CMOS inverter. Verify the operation is performed for all input combinations.	6
	ŀ	o) Calculate:	
		1) Noise margin	
		2) Fanout	
		3) Power-dissipation of HTL gate.	
		Assume $h_{FE} = 40$	
	10.	Draw the circuit diagram of HTL gate.	



	c) Compare the following logic families:	
	1) DTL	
	2) HTL	
	3) TTL	
	4) ECL.	8
	MODULE – 4	
7.	 a) Explain analog to digital converter using voltage to time conversion diagram. Mention its advantage and disadvantage. 	with suitable
	b) Explain successive approximation type A/D converter and its adv	antages. 6
	c) A D/A converter has a full scale analog output voltage of 10V an six binary bits as input and find the voltage corresponding to each Explain in detail.	d accepts n analog step.
8.	 a) A dual slope A/D converter has a resolution of 12 bits. If the clocal 100Hz, what is the maximum rate at which samples can be converted. 	k rate is
	 b) Draw the circuit diagram and graph of output versus input of follow 1) Binary weighted resistor network 	
	2) R-2R resistor network.	
	explain the working of R-2R DAC.	10
	c) Define the following terms:	6
	1) Monotonicity	
	2) Settling time	
	3) Linearity error.	