18-6-15 (M)

## 

Duration: 3 Hours

COMP - 3-5 (RC)

Total Marks: 100

## S.E. (Comp.) (Semester – III) (RC) Examination, May/June 2015 LOGIC DESIGN


Instructions: 1) Answer five full questions by selecting atleast one question from each Module. 2) Diagrams must be drawn neat and clear with pencil only. 3) Assume missing data if necessary. MODULE-I 1. a) Perform the following number conversions: i)  $(630.25)_{10} \rightarrow (A)_2$ ii)  $(A)_2 \rightarrow (B)_8$ iii)  $(B)_8 \rightarrow (C)_{16}$ b) Reduce the Boolean expression using Boolean algebra.  $\overline{A}B\overline{D} + \overline{A}B\overline{C}D + \overline{A}B + \overline{A}B\overline{C}D = B(A + \overline{C}).$ c) Subtract the following decimal numbers by representing them in 8 bit using 2's complement method. 6 i) (-57) - (+33)ii) (+39) - (-21)iii) (-17) - (-33). d) Why NAND and NOR gates are called as universal gates? Explain using suitable diagrams. 4 2. a) Realize the following Boolean function: 6  $Y = \overline{A}B + (C + \overline{D})E$ Using: i) Two input NOR gates only ii) Two input NAND gates only.

-2-

COMP - 3-5 (RC)

## MODULE-III

5. a) Explain the steps involved in the design of synchronous counters. 6 b) What do you mean by glitches or false spikes that appear at the decoding gate output in an asynchronous counter? Give any two ways by which it can be avoided. 6 c) What are the different applications of counters? 4 d) The content of 4 bit shift register is initially 1101. The contents of the register is shifted 4 times to the left with serial input being 101101. What is the content of the register after each shift? 4 6. a) Design a 3 bit Johnsons counter. Explain its working. 8 b) Explain the following registers: 8 i) SISO ii) SIPO iii) PISO iv) PIPO c) Consider the parallel in parallel out register shown below: 4



In figure, if A=1, B=0, C=1, D=1 are the initial contents given to the respective inputs of the flip flop. If a consistent input is given that is A=0, B=1, C=0, D=1 to the respective flip flop inputs. What will be the data output after the  $3^{rd}$  clock pulse?

COMP - 3-5 (RC)

## MODULE-IV


7. a) Compare Moore circuit and Mealy circuit.

 $K = 1 + 2\mu$ 

b) Obtain state table, state diagram and state equation for the circuit shown


6

6



c) Design a circuit that will function as prescribed by the state diagram shown below. Use SR flip flops for implementation.

8



8. a) Implement PLA table for the following Boolean functions:

$$F_1$$
 (A, B, C) =  $\Sigma_m$ (0, 1, 6, 7)

$$F_2$$
 (A, B, C) =  $\Sigma_m$ (3, 6, 7)

$$F_3$$
 (A, B, C) =  $\Sigma_m$ (0, 1, 3, 7)

b) How is FPLA architecture different from PAL?

6

c) Explain the following:

i) Registered PAL's

6

ii) Configurable PAL's.

2

d) What does PAL 12L8 indicate?