

# An Efficient and Implementation-friendly Method of Precision-adaptive Column-parallel ADC Design for More Intelligent Edge Computing

1<sup>st</sup> Given Name Surname

*dept. name of organization (of Aff.)*

*name of organization (of Aff.)*

City, Country

email address or ORCID

2<sup>nd</sup> Given Name Surname

*dept. name of organization (of Aff.)*

*name of organization (of Aff.)*

City, Country

email address or ORCID

3<sup>rd</sup> Given Name Surname

*dept. name of organization (of Aff.)*

*name of organization (of Aff.)*

City, Country

email address or ORCID

4<sup>th</sup> Given Name Surname

*dept. name of organization (of Aff.)*

*name of organization (of Aff.)*

City, Country

email address or ORCID

5<sup>th</sup> Given Name Surname

*dept. name of organization (of Aff.)*

*name of organization (of Aff.)*

City, Country

email address or ORCID

6<sup>th</sup> Given Name Surname

*dept. name of organization (of Aff.)*

*name of organization (of Aff.)*

City, Country

email address or ORCID

**Abstract**—Deploying Neural Networks (NNs) on edge devices is an emerging trend which leads to many efforts of research, where improving the system’s energy efficiency is critical. While the NNs have been able to process data of varying precision for more efficient multi-task analysis, Analog-to-Digital Converters (ADCs), which dominate the power consumption of traditional sensing systems, can also be smartly designed for more intelligent edge computing. In this work, we focus on the column-parallel ADCs which are widely applied in the image processing applications and Compute-in-Memory (CIM) architecture, and an efficient and implementation-friendly method of the precision-adaptive column-parallel ADC design is proposed with fine-grained power gating strategies. We present two case study ADC designs applied in CMOS Image Processors (CISs) and demonstrate the effectiveness of the proposed method in detail. Results show that almost a half of the ADCs’ power consumption can be saved for low-precision conversion, while just a few of extra control circuits is required.

**Index Terms**—ADC, precision-adaptive, energy-efficient, edge computing

## I. INTRODUCTION

With the development of the Internet-of-Things (IoT), edge devices like mobile phones, smart watches, and other portable products have been playing an important role in people’s daily lives for collecting and processing data in site and in time. On the other hand, Neural Networks have shown broad prospects for sensing applications, such as computer vision, speech recognition, and robotics. Therefore, deploying NNs on edge devices is an emerging trend which leads to many efforts of research.

To integrate large and computationally intensive NN models on edge devices of which the power supply and computing resources are quite limited, improving the systems’ energy efficiency is critical. While precision-compressed NN models [1] [2] and implementation with CIM architecture [3] [4] [5]

have been extensively studied, Analog-to-Digital Converters, which dominate the power consumption of traditional sensing systems, can also be precision-adaptively designed for more intelligent edge computing.

There have been related works on precision-configurable ADC design [6] [7] [8]. However, these works mainly focus on a single Successive Approximation Register (SAR) or pipeline ADC with complex extra control logic, which is not suitable for image processing applications and CIM architecture where high throughput is required thus the ADCs are usually in the column-parallel style and the Single-Slope(SS) conversion logic is widely adopted to avoid overhead of area and power.

Other works have dynamically adjusted the the camera’s resolution or clock frequency for more efficeient image processing [9] [10], where the precision of ADCs has not been considered as a variable. Besides, there are efforts trying to relieve the design specifications of ADCs by applying low-precision analog computing (whether with CIM architecture or not) firstly close to the sensor [11] [12] [13]. But high-precision ADCs and NN processors are still there for complex tasks. Therefore, taking algorithm-aware adjustments inside ADCs remains competitive.


Motivated by these facts, we mainly makes the following contributions in this paper:

- 1) Two case study ADC designs applied in the CISs are presented with different design specifications. The first one is column-parallel SS ADCs [14] [15] and the second is column-parallel SAR/SS ADCs [16]. Both of the two designs are built completely with not only main functional modules but also bandgap circuits, bias circuits and necessary buffers.
- 2) We analyse the power distribution across all related circuits of the ADCs, according to which a method com-

3) Although with different details, we apply this method successfully to the two different ADC designs with the same principles and just a few of extra control circuits are required. Therefore, we argue for the universality of the proposed method.

## II. ARCHITECTURE OVERVIEW

The overall architecture of the SS ADCs is presented in Fig. 1. The main modules include column-parallel Correlated Double Sampling (CDS) circuits, comparators, and a column-shared ramp generator. Fig. 2 shows the basic operational waveform of the SS ADCs. At the time when the ramp signal exceeds the output of a CDS circuit in a certain column, the corresponding comparator will be flipped and latch the time information  $\Delta t$  in the 8-bit registers in that column as conversion results. And Such conversions across all columns will be done as soon as the ramp signal reaches  $V_{refh}$ .

[illegible]

1) *CDS Circuits*: CDS circuits are the interface between the pixel array and the ADCs, responsible for subtracting the pixels' signal voltages from reference voltages and amplifying the difference by a certain coefficient. The difference (i.e.  $\Delta V$  in Fig. 2) is physically attached to the exposure time of the pixels, and the subtraction will help cancel the noises caused by the varying reference voltages.

The diagram shows a fully differential instrumentation amplifier (A) with two input stages. The first stage has inputs  $V_{sig}$  and  $V_{rst}$ , and a common-mode input  $V_{os}$ . The second stage has inputs  $SAM$  and  $\sim SAM$ , and a common-mode input  $V_{ref}$ . The output is  $V_{out}$ .

$$\begin{aligned}
V_{out} &= \left[ V_{ref} + \frac{C_1}{C_2} * (V_{rst} - V_{sig}) \right] * \frac{\beta A}{1 + \beta A} \\
&+ (V_{refl} + V_{os}) * \frac{A}{1 + A} * \frac{1}{\beta A} \\
\text{where } \beta &= \frac{C_2}{C_1 + C_2}
\end{aligned} \tag{1}$$

2) *the Ramp Generator*: As presented in Fig. 4, the ramp generator consists of a thermometer counter and a Capacitor Digital-to-Analog Converter (CDAC). While the capacitors in CDAC are being switched one by one from  $V_{refl}$  to  $V_{vefh}$ , the output voltage of the ramp generator will be as (2) according to the law of charge conservation. In this equation,  $N$  means the number of switched capacitors and  $M$  means the total number

of capacitors of the same size (for the 8-bit precision, the total number will be 255). Therefore, as in PHASE3 of Fig. 2, the ramp signal will be like stages from  $V_{refl}$  to  $V_{refh}$ , of which the range is consistent with the output of CDS circuits. And the height of every stage is actually the Least Significant Bit (LSB) converted by the ADCs.

The three buffers in Fig. 4 make sure that the reference voltages and ramp signal have enough driving capability, and the output buffer will be in the largest size because it has to drive hundreds of column-parallel comparators.




Fig. 4. the Structure of the Ramp Generator in the SS ADCs.

$$V_{ramp} = V_{refl} + \frac{N}{M} * (V_{refh} - V_{refl}) \quad (2)$$

3) *Comparators*: The comparators work for comparing the CDS circuits' output and the ramp signal from the ramp generator. In the SS ADCs, two-stage open-loop comparators can be applied as presented in Fig. 5. Again according to the law of charge conservation, the comparators' output (in PHASE3 of Fig. 2) can be calculated as (3). The comparison will be dominated by  $V_{ramp} - V_{cds}$  as long as the amplifiers' open-loop gain is large enough and the IOS is realized. Besides, the comparators' speed depends on the amplifiers' bandwidth and slew rate.




Fig. 5. the Structure of the Comparators in the SS ADCs.

$$V_{out} = A^2(V_{ramp} - V_{cds}) + (V_{refl} + V_{os}) * \frac{A}{1 + A} \quad (3)$$

## B. Architecture of the SAR/SS ADCs

The overall architecture of the SAR/SS ADCs is almost the same as the SS ADCs, and the only two differences are that the comparators are replaced by low-precision (4bit) SAR sub-ADCs and the ramp generator is replaced by a Resistor Digital-to-Analog Converter (RDAC) with a one-hot counter.

As presented in Fig. 6, while the SAR sub-ADCs generating the upper 4-bit results,  $V_X$  in Fig. 6 will be changed according to SAR logic. That means after 4 comparisons with the reference voltage,  $V_X$  will be as (4), where  $D_U[i]$  is the  $i$ th bit of the upper 4 bits. We assign 14 steps for the 4 comparisons with SAR logic, and then the ramp generator will start working, making  $V_X$  increase gradually as (5), where  $D_L[i]$  is the  $i$ th bit of the lower 6 bits. At the time when  $V_{X,2}$  exceeds  $V_{ref}$ , the corresponding  $V_{cds}$  will be as (6), represented by the 10-bit conversion results, exactly.

Fig. 7 shows the structure of the ramp generator in the SAR/SS ADCs, which consists of an R-string made up of 68 unit resistors.  $V_{ramp}$  has a total number of 68 steps, of which 64 steps with a step size of  $(V_{refh} - V_{refl})/64$  are used to generate the lower 6-bit results and 4 steps are used to make sure that the comparators will always be flipped for latching the results. In the working time,  $V_0$  to  $V_{67}$  in the ramp generator is sequentially selected as the input of the output buffer and thereby  $V_{ramp}$  is changed from  $V_{vefl}$  to  $V_{vefl} + 17/16(V_{refh} - V_{refl})$ .

Compared to CDAC, RDAC is able to generate the ramp signal without the gain error caused by the input capacitors of the output buffer, which is necessary for achieving 10-bit precision in the SAR/SS mixed architecture. Besides, the two buffers of the reference voltages in the RDAC require less energy than those in the CDAC due to less load capacitance.

The related operational waveform of the SAR/SS ADCs is presented in Fig. 8. It is obvious that the upper 4-bit results (as the second last item of (6)) are generated with the SAR logic and the lower 6-bit results (as the last item of (6)) is counted according to the time between the ramp signal's start and the comparators' last flip.




Fig. 6. the Structure of the SAR Sub-ADCs in the SAR/SS ADCs.

$$V_{X,1} = V_{cds} + \sum_{i=1}^4 \frac{V_{ref}}{2^i} * D_U[i] \quad (4)$$




Fig. 7. the Structure of the Ramp Generator in the SAR/SS ADCs.

$$V_{X,2} = V_{X,1} + \frac{V_{ramp}}{2^4} \quad (5)$$

$$\text{where } V_{ramp} = \frac{V_{ref}}{2^6 - 1} * \sum_{i=1}^6 2^{6-i} * D_L[i]$$

$$V_{cds} = k * (V_{rst} - V_{sig})$$

$$\approx V_{ref} - \sum_{i=1}^4 \frac{V_{ref}}{2^i} * D_U[i] - \sum_{i=1}^6 \frac{V_{ref}}{2^{4+i}} * D_L[i] \quad (6)$$




Fig. 8. the Structure of the SAR Sub-ADCs in the SAR/SS ADCs.

As for the comparators inside the SAR sub-ADCs, traditional structure of a strong-arm comparator with pre-amplifiers is adopted as presented in Fig. 9. Such comparators are suitable for multiple comparisons because high speed is easy to achieve. Besides, the pre-amps' offset voltages can be canceled effectively through the Output Offset Cancellation (OOS) [17].

The total steps for conversion in the SAR/SS ADCs are 82 (14+68), which is much less than 1024 steps (for 10-bit) with the SS architecture. However, the SAR/SS ADCs have traded off area for less conversion steps. Therefore, for different design specifications, different architecture can be chosen.




Fig. 9. the Structure of the Comparators in the SAR Sub-ADCs.

### III. IMPLEMENTATION OF ADAPTIVE PRECISION AND POWER GATING

#### A. Power Gating Implementation

The power gating can be implemented simply by adding PMOS-transistor switches between the functional blocks and the supply voltage [18]. When the switches are turned off, the corresponding blocks' current paths will be cut off, thus the energy is saved. It is obvious that the more currents are under control, the more effective the power gating can be. However, to avoid unacceptable IR drop, the total size of the switches may be large, thus inverters should be inserted between the control signal and the switches' gates for adequate driving capability. Besides, the longer time the blocks can be power gated, the more energy can be saved. And a single long power off time is preferred than multiple short time for power gating because the functional blocks' recovery speed from power off should also be taken into consideration.

Power gating is efficient for the column-parallel ADCs because not only the sum of column-parallel currents that can be controlled is large, but also the widely adopted SS conversion logic offers rather long potential time for power off. In addition, gating the buffers or amplifiers will cut off the paths for both static currents and dynamical charge currents.

#### B. Implementation for the SS ADCs

As evaluated in Sect. IV, the SS ADCs' power consumption is mainly taken up by the column-parallel comparators, bias circuits, and the output buffer of the ramp generator. Considering that all bias circuits are settled down only once (tens of microseconds after the whole system's power up) and then other circuits can be settled down quickly by the distributed bias circuits, we just apply power gating to the amplifiers in the comparators and the output buffer in the ramp generator.

The related waveform are presented in Fig. 10. For low-precision conversion, the thermometer counter should have been extended to support switching the capacitors in CDAC 16 by 16 rather than one by one, thus the ramp signal will reach  $V_{refh}$  in 16 steps (for 4 bits) rather than 256 steps (for 8 bits). After the 16 steps the comparators and the output buffer can be power gated for a long time leaving the output signals change freely.

#### C. Implementation for the SAR/SS ADCs

As evaluated in Sect. IV, the SAR/SS ADCs' power consumption is mainly taken up by the column-parallel buffers of reference voltages in the SAR sub-ADCs. It is because that




Fig. 10. Power Gating and Adaptive Precision Strategies for the SS ADCs.

these buffers need to drive relatively large and changing load capacitance, which means relatively large static and dynamical currents are required. The waveform of related power gated signals is presented in Fig. 11. It is noticed that the comparators are also in control because they can conveniently share the same gating signal as the buffers and they do consume some energy. For low-precision conversion, the ramp signal is generated as usual but the buffers and comparators will be power off, leaving the 4-bit results converted completely by the SAR logic.

Compared with the SS ADCs, the one-hot counter in the SAR/SS ADCs does not need to support two modes for adaptive precision. Besides, the start signal of the ramp generator and the power off signal of the buffers can also be the same. Therefore, the SAR/SS ADCs relatively require less extra control circuits. As for the proportion between the power off time and the conversion time, 64/78 is achieved in the SAR/SS ADCs, which is a little less than the number 240/256 in the SS ADCs.




Fig. 11. Power Gating and Adaptive Precision Strategies for the SAR/SS ADCs.

#### IV. EVALUATION RESULTS

This section provides quantitative results of the two case study ADC designs' fundamental characteristics and energy-saving performance. The statistical data is obtained from simulation in Virtuoso's AMS Environment. Although some digital modules are in behavior level written by Verilog, we argue that the power consumption of this parts can be ignored

because these digital modules are just in need of limited dynamical currents.

##### A. Evaluation of the SS ADCs

The fundamental characteristics of the SS ADCs are summarized in Table I. Assuming a 512×512 pixel array, the frame rate will be 162fps. The SNDR of SS ADCs is 23.83/46.64 dB, which means the ENOB is 3.67/7.46 bits. The power consumption of the SS ADCs is measured and divided by columns, it shows that compared to 76.2uW/column for high-precision conversion, only 40.8uW/column is needed for low-precision conversion, reduced by almost a half. A more specific energy analysis is presented in Fig. 12. As we can see, most parts of the power consumption are taken up by the column-parallel comparators and output buffer of the ramp generator, both of which can be power gated effectively for low-precision conversion. The related quantity results is presented in Fig. 13, where the peripheral circuits include a bandgap and voltage divider, some level-shift circuits and global buffers.

TABLE I  
PERFORMANCE OF THE SS ADCs

Prameter	Value
Process	65nm
Supply voltage	2.5/1.2 V
Clock Frequency	25MHz
Architecture	SS
Quantization bits	4/8 bits
Conversion time	12.04us
Number of parallel columns	512
Throughput (samples per second)	42.5M
Power (per column)	40.8/76.2 uW
SNDR	23.83/46.64 dB@ 8.44 kHz
ENOB	3.67/7.46 bits
FOM <sup>a</sup>	38.59/5.21 pJ/step

$$^a \text{FOM} = (\text{Power} * \text{Conversion time}) / 2^{\text{ENOB}}$$




Fig. 12. Power Saving Results of the SS ADCs.

##### B. Evaluation of the SAR/SS ADCs

The fundamental characteristics of the SAR/SS ADCs are summarized in Table II. While the throughput is set similar to the SS ADCs, fewer steps is required in the SAR/SS ADCs, where 1 conversion step counts for 2 clock periods. The SNDR is 24.25/57.87 dB and the ENOB is 3.74/9.32




Fig. 13. Power Saving Results of the SS ADCs.




Fig. 15. Power Saving Results of the SAR/SS ADCs.

bits, consistent with the design specifications. The power consumption is 256.1uW/column for high-precision conversion and 137.1uW/column for low-precision conversion, respectively. According to the energy analysis presented in Fig. 14, most parts of the SAR/SS ADCs' power consumption are taken up by the column-parallel buffers of reference voltages in the sub-ADCs. For low-precision conversion, the energy of the SAR/SS ADCs can also be saved to nearly half. The related quantity results is presented in Fig. 15.

TABLE II  
PERFORMANCE OF THE SAR/SS ADCs

Parameter	Value
Process	65nm
Supply voltage	2.5/1.2 V
Clock Frequency	20MHz
Architecture	SAR/SS
Quantization bits	4/10 bits
Conversion time (us)	10.1us
Number of parallel columns	512
Throughput (samples per second)	50.7M
Power (per column)	137.1/256.1 uW
SNDR	24.25/57.87 dB@ 10.06 kHz
ENOB	3.74/9.32 bits
FOM <sup>a</sup>	103.64/4.05 pJ/step

$$^a \text{FOM} = (\text{Power} * \text{Conversion time}) / 2^{\text{ENOB}}$$




Fig. 14. Power Saving Results of the SAR/SS ADCs.

## V. DISCUSSIONS

Combining precision adaptive and power gating strategies, both the SS ADCs and SAR/SS ADCs can save energy

dynamically and significantly. It is because that in the column-parallel and SS-logic-adopted ADCs, not only a large amount of currents can be under control but also the power gated time can be rather long.

In comparison, the SAR/SS ADCs can support higher quantization bits and require fewer extra control circuits for the adaptive precision, while SS ADCs inherently require less area and can effectively applied in the 4/8-bit situation. Therefore, according to specific design specifications, different structures can be chosen.

For other different precision configurations (e.g. 2/8 adaptive precision) and number of parallel columns, the corresponding power consumption and energy-saving performance can also be estimated with extending the evaluation results in Sect. IV.

## VI. CONCLUSIONS

In this work, a method combining adaptive precision and fine-grained power gating strategies is proposed for column-parallel ADC design. According to the evaluation results of two CIS-applied ADC designs, almost a half of the ADCs' power consumption can be reduced for low-precision conversion, while just a few of extra control circuits is required.

The method in this paper may resonate with varying downstream algorithms, especially powerful NN models, for efficient multi-tasks analysis. As such an integrated system will be promising for more intelligent edge computing in the future, further works on the co-design of ADCs and NNs remain to be developed.

## REFERENCES

- [1] M. Rastegari, V. Ordonez, J. Redmon, and A. Farhadi, "XNOR-net: ImageNet classification using binary convolutional neural networks," in *Computer Vision – ECCV 2016*, B. Leibe, J. Matas, N. Sebe, and M. Welling, Eds. Springer International Publishing, vol. 9908, pp. 525–542, series Title: Lecture Notes in Computer Science.
- [2] Y.-C. Chiu, Z. Zhang, J.-J. Chen, X. Si, R. Liu, Y.-N. Tu, J.-W. Su, W.-H. Huang, J.-H. Wang, W.-C. Wei, J.-M. Hung, S.-S. Sheu, S.-H. Li, C.-I. Wu, R.-S. Liu, C.-C. Hsieh, K.-T. Tang, and M.-F. Chang, "A 4-kb 1-to-8-bit configurable 6t SRAM-based computation-in-memory unit-macro for CNN-based AI edge processors," vol. 55, no. 10, pp. 2790–2801.



- [4] G. Karunaratne, M. L. Gallo, G. Cherubini, L. Benini, A. Rahimi, and A. Sebastian, "In-memory hyperdimensional computing," number: arXiv:1906.01548.
- [5] S. Jung, H. Lee, S. Myung, H. Kim, S. K. Yoon, S.-W. Kwon, Y. Ju, M. Kim, W. Yi, S. Han, B. Kwon, B. Seo, K. Lee, G.-H. Koh, K. Lee, Y. Song, C. Choi, D. Ham, and S. J. Kim, "A crossbar array of magnetoresistive memory devices for in-memory computing," vol. 601, no. 7892, pp. 211–216.
- [6] B. Xia, A. Valdes-Garcia, and E. Sanchez-Sinencio, "A 10-bit 44-MS/s 20-mW configurable time-interleaved pipeline ADC for a dual-mode 802.11b/bluetooth receiver," vol. 41, no. 3, pp. 530–539.
- [7] Z. Zhu, Y. Xiao, W. Wang, Q. Wang, and Y. Yang, "A 0.6 v 100 KS/s 8–10 b resolution configurable SAR ADC in 0.18  $\mu\text{m}$  CMOS," vol. 75, no. 2, pp. 335–342.
- [8] Z. Zhu, Z. Qiu, M. Liu, and R. Ding, "A 6-to-10-bit 0.5 v-to-0.9 v reconfigurable 2 MS/s power scalable SAR ADC in 0.18  $\mu\text{m}$  CMOS," vol. 62, no. 3, pp. 689–696.
- [9] E. S. Lubana and R. P. Dick, "Digital foveation: An energy-aware machine vision framework," vol. 37, no. 11, pp. 2371–2380.
- [10] R. LiKamWa, B. Priyantha, M. Philipose, L. Zhong, and P. Bahl, "Energy characterization and optimization of image sensing toward continuous mobile vision," in *Proceeding of the 11th annual international conference on Mobile systems, applications, and services - MobiSys '13*. ACM Press, p. 69.
- [11] R. LiKamWa, Y. Hou, Y. Gao, M. Polansky, and L. Zhong, "RedEye: Analog ConvNet image sensor architecture for continuous mobile vision," in *2016 ACM/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA)*. IEEE, pp. 255–266.
- [12] H. Chen, S. Jayasuriya, J. Yang, J. Stephen, S. Sivaramakrishnan, A. Veeraraghavan, and A. Molnar, "ASP vision: Optically computing the first layer of convolutional neural networks using angle sensitive pixels," number: arXiv:1605.03621.
- [13] Z. Liu, E. Ren, F. Qiao, Q. Wei, X. Liu, L. Luo, H. Zhao, and H. Yang, "NS-CIM: A current-mode computation-in-memory architecture enabling near-sensor processing for intelligent IoT vision nodes," vol. 67, no. 9, pp. 2909–2922.
- [14] M. Snoeijs, A. Theuvsen, and J. Huijsing, "A 1.8v 3.2 $\mu\text{W}$  comparator for use in a CMOS imager column-level single-slope ADC," in *2005 IEEE International Symposium on Circuits and Systems*. IEEE, pp. 6162–6165.
- [15] S. Kleinfelder, SukHwan Lim, Xinqiao Liu, and A. El Gamal, "A 10000 frames/s CMOS digital pixel sensor," vol. 36, no. 12, pp. 2049–2059.
- [16] M.-K. Kim, S.-K. Hong, and O.-K. Kwon, "An area-efficient and low-power 12-b SAR/single-slope ADC without calibration method for CMOS image sensors," vol. 63, no. 9, pp. 3599–3604.
- [17] B. Razavi and B. Wooley, "Design techniques for high-speed, high-resolution comparators," vol. 27, no. 12, pp. 1916–1926.
- [18] "Low power methodology manual: for system-on-chip design," OCLC: ocn156812961.