# M3 Light Sensor and Timer (Version 1A) Documentation (LNTv1A)

Revision 1.0

Yejoong Kim\*1 and Inhee Lee<sup>†1</sup>

<sup>1</sup>Michigan Integrated Circuits Laboratory, University of Michigan, Ann Arbor

March 16, 2019

<sup>\*</sup>yejoong@umich.edu †inhee@umich.edu

## **Contents**

1	MBı	us Regi	ister File	6
	1.1	MBus	Register File Mapping	6
	1.2	MBus	Register Descriptions	9
		1.2.1	Register 0 (0x00)	9
			WAKEUP_WHEN_DONE	9
			MODE_CONTINUOUS	9
			DBE_ENABLE	9
			RESET_AFE	9
			RESETN_DBE	9
			LDC_ISOLATE	9
			LDC_PG	9
		1.2.2	Register 1 (0x01)	9
			CTRL_CAPSIZE	9
			CTRL_ICOMP	9
			CTRL_VOFS_CANCEL	9
			CTRL_IBIAS_VBIAS	9
			CTRL_IBIAS_I	9
		1.2.3	Register 2 (0x02)	9
			CTRL_VREF_COMP_V	9
			CTRLB_VREF_COMP_I	9
			CTRL_VREF_PV_V	10
			CTRLB_VREF_PV_I	10
		1.2.4	Register 3 (0x03)	10
			TIME_COUNTING	10
		1.2.5	Register 4 (0x04)	10
			TIME_MONITOR_HOLD	10
			TIME_MONITORING	10
		1.2.6	Register 5 (0x05)	10
			THRESHOLD_HIGH	10
			THRESHOLD_LOW	10
		1.2.7	Register 6 (0x06)	10
			OBSEN_AFEOUT	10
		1.2.8	Register 7 (0x07)	10
			OBSSEL_ABUF	10
		1.2.9	Register 8 (0x08)	10
			OVSEL_IBIAS_VBIAS	10

	OVSEL_VREF_COMP	10
	OVSEL_VREF_PV	10
1.2.10	Register 9 (0x09)	10
	OVVAL_DIN	10
	OVSEL_DIN	10
1.2.11	Register 10 (0x0A)	11
	OVVAL_CLK	11
	OVSEL_CLK	11
1.2.12	Register 11 (0x0B)	11
	OVVAL_CONFIG	11
	OVSEL_CONFIG	11
1.2.13	Register 12 (0x0C)	11
	OVVAL_MONITOR_STATE	11
	OVSEL_MONITOR_STATE	11
1.2.14	Register 13 (0x0D)	11
	OVVAL_COUNTER_STATE	11
	OVSEL_COUNTER_STATE	11
1.2.15	Register 14 (0x0E)	11
	OVVAL_CTRL_ICHARGE_MUL	11
	OVVAL_CTRLB_ICHARGE_DIV	11
	OVVAL_CTRL_ICHARGE_DIV	11
	OVVAL_CTRLB_ICHARGE_MUL_LOWLEAK	11
	OVVAL_CTRLB_ICHARGE_DIV_LOWLEAK	11
1.2.16	Register 15 (0x0F)	11
	OVSEL_CTRL_ICHARGE_MUL	11
	OVSEL_CTRLB_ICHARGE_DIV	11
	OVSEL_CTRL_ICHARGE_DIV	12
	OVSEL_CTRLB_ICHARGE_MUL_LOWLEAK	12
	OVSEL_CTRLB_ICHARGE_DIV_LOWLEAK	12
1.2.17	Register 16 (0x10)	12
	DOUT_LOWER	12
1.2.18	Register 17 (0x11)	12
	DOUT_OVERFLOW	12
	DOUT_UPPER	12
1.2.19	Register 18 (0x12)	12
	LDC_CONFIG	12
1.2.20	Register 19 (0x13)	12
	CTRL ICHARGE MUI	12

	CTRLB_ICHARGE_DIV	12
	CTRL_ICHARGE_DIV	12
	CTRLB_ICHARGE_MUL_LOWLEAK	12
	CTRLB_ICHARGE_DIV_LOWLEAK	12
1.2.21	Register 20 (0x14)	12
	MONITOR_OVERFLOW	12
	MONITOR	12
1.2.22	Register 21 (0x15)	12
	MONITOR_STATE	12
1.2.23	Register 22 (0x16)	13
	COUNTER_STATE	13
1.2.24	Register 23 (0x17)	13
	FDIV_CTRL_FREQ	13
	FDIV_RESETN	13
1.2.25	Register 32 (0x20)	13
	TMR_RESETB	13
	TMR_EN_OSC	13
	TMR_RESETB_DIV	13
	TMR_RESETB_DCDC	13
	TMR_EN_SELF_CLK	13
1.2.26	Register 33 (0x21)	13
	TMR_SEL_CLK_DIV	13
	TMR_SEL_CLK_OSC	13
	TMR_SELF_EN	13
	TMR_IBIAS_REF	13
	TMR_CASCODE_BOOST	13
	TMR_SEL_CAP	13
	TMR_SEL_DCAP	13
	TMR_EN_TUNE1	13
	TMR_EN_TUNE2	13
1.2.27	Register 34 (0x22)	14
	TMR.S	14
	TMR_DIFF_CON	14
	TMR_POLY_CON	14
	TMR_EN_TUNE1_RES	14
	TMR_EN_TUNE2_RES	14
	TMR_SAMPLE_EN	14
	TMR AFC	14

1.2.28	Register 48 (0x30)	14
	WAKEUP_ON_PEND_REQ	14
	MBUS_IGNORE_RX_FAIL	14
	CLKGEN_DIV	14
	CLKGEN_RING	14
1.2.29	Register 49 (0x31)	14
	LDC_IRQ_SHORT_ADDR	14
	LDC_IRQ_REG_ADDR	14
1.2.30	Register 50 (0x32)	14
	LDC_IRQ_START_REG_ADDR	14
	LDC_IRQ_NUM_REG_1	14
1.2.31	Register 64 (0x40)	14
	WUP_ENABLE	14
	WUP_LC_IRQ_EN	15
	WUP_AUTO_RESET	15
	WUP_ENABLE_CLK_SLP_OUT	15
1.2.32	Register 65 (0x41)	15
	WUP_THRESHOLD_EXT	15
1.2.33	Register 66 (0x42)	15
	WUP_THRESHOLD	15
1.2.34	Register 67 (0x43)	15
	WUP_CNT_VALUE_EXT	15
1.2.35	Register 68 (0x44)	15
	WUP_CNT_VALUE	15
1.2.36	Register 69 (0x45)	15
	WUP_IRQ_PAYLOAD	15
1.2.37	Register 70 (0x46)	15
	WUP_IRQ_SHORT_ADDR	15
	WUP_IRQ_REG_ADDR	15
1.2.38	Register 71 (0x47)	15
	WUP_IRQ_START_REG_ADDR	15
	WUP_IRQ_NUM_REG_1	15

# 1 MBus Register File

## 1.1 MBus Register File Mapping

Table 1 shows MBus Register File mapping information. 'NR' indicates a non-retentive register.

Reg Addr		Reg Name	Property	Size & Reset	Remark						
Register 0	(0x00) Defa	ault: 24'h00000B									
	[6]	WAKEUP_WHEN_DONE	W/R	1'h0							
	[5]	MODE_CONTINUOUS	W/R	1'h0							
	[4]	DBE_ENABLE	W/R	1'h0							
0x00	[3]	RESET_AFE	W/R	1'h1							
	[2]	RESETN_DBE	W/R	1'h0							
	[1]	LDC_ISOLATE	W/R	1'h1							
	[0]	LDC_PG	W/R	1'h1							
Register 1	Register 1 (0x01) Default: 24'h003778										
	[14:12]	CTRL_CAPSIZE	W/R	3'h3							
	[11:9]	CTRL_ICOMP	W/R	3'h3							
0x01	[8]	CTRL_VOFS_CANCEL	W/R	1'h1							
	[7:4]	CTRL_IBIAS_VBIAS	W/R	4'h7							
	[3:0]	CTRL_IBIAS_I	W/R	4'h8							
Register 2		ault: 24'h03CF67									
	[17:16]	CTRL_VREF_COMP_V	W/R	2'h3							
000	[15:9]	CTRLB_VREF_COMP_I	W/R	7'h67							
0x02	[8:7]	CTRL_VREF_PV_V	W/R	2'h2							
	[6:0]	CTRLB_VREF_PV_I	W/R	7'h67							
Register 3	(0x03) Defa	ault: 24'h000258	<b>'</b>	'							
0x03	[23:0]	TIME_COUNTING	W/R	24'h000258							
Register 4	(0x04) Defa	ault: 24'h00000A	<b>'</b>	'							
0x04	[23:12]	TIME_MONITOR_HOLD	W/R	12'h000							
	[11:0]	TIME_MONITORING	W/R	12'h00A							
Register 5	(0x05) Defa	ault: 24'h028014		'							
005	[23:12]	THRESHOLD_HIGH	W/R	12'h028							
0x05	[11:0]	THRESHOLD_LOW	W/R	12'h014							
Register 6	(0x06) Defa	ault: 24'h000000									
0x06	[0]	OBSEN_AFEOUT	W/R	1'h0							
Register 7		ault: 24'h000000									
0x07	[1:0]	OBSSEL_ABUF	W/R	2'h0							
Register 8		ault: 24'h000000									
	[2]	OVSEL_IBIAS_VBIAS	W/R	1'h0							
0x08	[1]	OVSEL_VREF_COMP	W/R	1'h0							
	[0]	OVSEL_VREF_PV	W/R	1'h0							
Register 9		ault: 24'h000000		-							
	[1]	OVVAL_DIN	W/R	1'h0							
0x09	[0]	OVSEL_DIN	W/R	1'h0							
Register 10 (0x0A) Default: 24'h000000											
	[1]	OVVAL_CLK	W/R	1'h0							
0x0A	[0]	OVSEL_CLK	W/R	1'h0							
Register 1		efault: 24'h000000	-,	-							
	[5:1]	OVVAL_CONFIG	W/R	5'h00							
0x0B	[]	Continued on next page	1	1 3 3							
		Continuou on noxt page									

		Continued from previous page	_		
Reg Addr	Bit Field		Property	Size & Reset	Remark
	[0]	OVSEL_CONFIG	W/R	1'h0	
Register 1		efault: 24'h000000			
0x0C	[3:1]	OVVAL_MONITOR_STATE	W/R	3'h0	
	[0]	OVSEL_MONITOR_STATE	W/R	1'h0	
Register 1		efault: 24'h000000			
0x0D	[3:1]	OVVAL_COUNTER_STATE	W/R	3'h0	
	[0]	OVSEL_COUNTER_STATE	W/R	1'h0	
Register 1		efault: 24'h000000			
	[18:12]	OVVAL_CTRL_ICHARGE_MUL	W/R	7'h00	
	[11:9]	OVVAL_CTRLB_ICHARGE_DIV	W/R	3'h0	
0x0E	[8:2]	OVVAL_CTRL_ICHARGE_DIV	W/R	7'h00	
	[1]	OVVAL_CTRLB_ICHARGE_MUL_LOWLEAK	W/R	1'h0	
	[0]	OVVAL_CTRLB_ICHARGE_DIV_LOWLEAK	W/R	1'h0	
Register 1	<b>5 (0x0F)</b> De	efault: 24'h000000			
-	[4]	OVSEL_CTRL_ICHARGE_MUL	W/R	1'h0	
	[3]	OVSEL_CTRLB_ICHARGE_DIV	W/R	1'h0	
0x0F	[2]	OVSEL_CTRL_ICHARGE_DIV	W/R	1'h0	
	[1]	OVSEL_CTRLB_ICHARGE_MUL_LOWLEAK	W/R	1'h0	
	[0]	OVSEL_CTRLB_ICHARGE_DIV_LOWLEAK	W/R	1'h0	
Register 1		efault: 24'h000000		-	
0x10	[23:0]	DOUT_LOWER	R	24'h000000	
Register 1		efault: 24'h000000			
	[23]	DOUT_OVERFLOW	R	1'h0	
0x11	[22:0]	DOUT_UPPER	R	23'h000000	
Register 1		efault: 24'h000000		2011000000	
0x12	[4:0]	LDC_CONFIG	R	5'h00	
		efault: 24'h000000	1.	01100	
negistei i	[18:12]	CTRL_ICHARGE_MUL	R	7'h00	I
	[11:9]	CTRLB_ICHARGE_DIV	R	3'h0	
0x13	[8:2]	CTRL_ICHARGE_DIV	R	7'h00	
0.713	[1]	CTRLB_ICHARGE_MUL_LOWLEAK	R	1'h0	
	[0]	CTRLB_ICHARGE_MOL_LOWLEAK	R	1'h0	
Pogiotor 2		efault: 24'h000000	11	1110	
negister 2	•	MONITOR_OVERFLOW		1'h0	I
0x14	[12]		R		
	[11:0]	MONITOR	R	12'h000	
	` '	efault: 24'h000000		011-0	<u> </u>
0x15	[2:0]	MONITOR_STATE	R	3'h0	
•		efault: 24'h000000		0.11-0	
0x16	[2:0]	COUNTER_STATE	R	3'h0	
Register 2		efault: 24'h000000			
0x17	[4:1]	FDIV_CTRL_FREQ	W/R	4'h0	
	[0]	FDIV_RESETN	W/R	1'h0	
Register 3		efault: 24'h000000			
	[4]	TMR_RESETB	W/R	1'h0	
	[3]	TMR_EN_OSC	W/R	1'h0	
0x20	[2]	TMR_RESETB_DIV	W/R	1'h0	
	[1]	TMR_RESETB_DCDC	W/R	1'h0	
	[0]	TMR_EN_SELF_CLK	W/R	1'h0	
Register 3	3 (0x21) De	efault: 24'hE80813			
		Continued on next page			

		Continued from previous page						
Reg Addr	Bit Field	Reg Name	Property	Size & Reset	Remark			
	[23]	TMR_SEL_CLK_DIV	W/R	1'h1				
	[22]	TMR_SEL_CLK_OSC	W/R	1'h1				
	[21]	TMR_SELF_EN	W/R	1'h1				
	[20:17]	TMR_IBIAS_REF	W/R	4'h4				
0x21	[16]	TMR_CASCODE_BOOST	W/R	1'h0				
	[15:8]	TMR_SEL_CAP	W/R	8'h08				
	[7:2]	TMR_SEL_DCAP	W/R	6'h04				
	[1]	TMR_EN_TUNE1	W/R	1'h1				
	[0]	TMR_EN_TUNE2	W/R	1'h1				
Register 34 (0x22) Default: 24'h9FFDFC								
	[23:21]	TMR_S	W/R	3'h4				
	[20:7]	TMR_DIFF_CON	W/R	14'h3FFB				
	[6]	TMR_POLY_CON	W/R	1'h1				
0x22	[5]	TMR_EN_TUNE1_RES	W/R	1'h1				
	[4]	TMR_EN_TUNE2_RES	W/R	1'h1				
	[3]	TMR_SAMPLE_EN	W/R	1'h1				
	[2:0]	TMR_AFC	W/R	3'h4				
Register 4	<b>8 (0x30)</b> De	fault: 24'h000019						
	[5]	WAKEUP_ON_PEND_REQ	W/R	1'h0				
0,420	[4]	MBUS_IGNORE_RX_FAIL	W/R	1'h1				
0x30	[3:2]	CLKGEN_DIV	W/R	2'h2				
	[1:0]	CLKGEN_RING	W/R	2'h1				
Register 4	<b>9 (0x31)</b> De	fault: 24'h001000						
0x31	[15:8]	LDC_IRQ_SHORT_ADDR	W/R	8'h10				
UXST	[7:0]	LDC_IRQ_REG_ADDR	W/R	8'h00				
Register 5	<b>0 (0x32)</b> De	fault: 24'h001001						
0x32	[15:8]	LDC_IRQ_START_REG_ADDR	W/R	8'h10				
0x32	[7:0]	LDC_IRQ_NUM_REG_1	W/R	8'h01				
Register 64 (0x40) Default: 24'h600000								
	[23]	WUP_ENABLE	W/R	1'h0				
0.40	[22]	WUP_LC_IRQ_EN	W/R	1'h1				
0x40	[21]	WUP_AUTO_RESET	W/R	1'h1				
	[19]	WUP_ENABLE_CLK_SLP_OUT	W/R	1'h0				
Register 6		efault: 24'h000000						
0x41	[7:0]	WUP_THRESHOLD_EXT	W/R	8'h00				
Register 6		fault: 24'h2DC6C0	'	<b>'</b>				
0x42	[23:0]	WUP_THRESHOLD	W/R	24'h2DC6C0				
Register 6	7 (0x43) De	efault: 24'h000000	L					
0x43	[7:0]	WUP_CNT_VALUE_EXT	R	8'h00				
Register 6		efault: 24'h000000						
0x44	[23:0]	WUP_CNT_VALUE	R	24'h000000				
Register 69 (0x45) Default: 24'h025001   0x45 [23:0] WUP_IRQ_PAYLOAD W/R 24'h025001								
		efault: 24'h001000	· ·					
	[15:8]	WUP_IRQ_SHORT_ADDR	W/R	8'h10				
0x46	[7:0]	WUP_IRQ_REG_ADDR	W/R	8'h00				
Register 7		efault: 24'h003500						
	[15:8]	WUP_IRQ_START_REG_ADDR	W/R	8'h35				
0x47	[7:0]	WUP_IRQ_NUM_REG_1	W/R	8'h00				
	[]	Continued on next page						
		Communication now page						

Continued from previous page							
Reg Addr	Bit Field	Reg Name		Property	Size & Reset	Remark	

Table 1: LNTv1A MBus Register File Mapping

#### 1.2 MBus Register Descriptions

#### 1.2.1 Register 0 (0x00)

**WAKEUP\_WHEN\_DONE** Reg 0x00, Bit Field: [6], Default: 1'h0, W/R

MODE\_CONTINUOUS Reg 0x00, Bit Field: [5], Default: 1'h0, W/R

DBE\_ENABLE Reg 0x00, Bit Field: [4], Default: 1'h0, W/R

**RESET\_AFE** Reg 0x00, Bit Field: [3], Default: 1'h1, W/R

RESETN\_DBE Reg 0x00, Bit Field: [2], Default: 1'h0, W/R

LDC\_ISOLATE Reg 0x00, Bit Field: [1], Default: 1'h1, W/R

LDC\_PG Reg 0x00, Bit Field: [0], Default: 1'h1, W/R

#### 1.2.2 Register 1 (0x01)

CTRL\_CAPSIZE Reg 0x01, Bit Field: [14:12], Default: 3'h3, W/R

CTRL\_ICOMP Reg 0x01, Bit Field: [11:9], Default: 3'h3, W/R

CTRL\_VOFS\_CANCEL Reg 0x01, Bit Field: [8], Default: 1'h1, W/R

CTRL\_IBIAS\_VBIAS Reg 0x01, Bit Field: [7:4], Default: 4'h7, W/R

CTRL\_IBIAS\_I Reg 0x01, Bit Field: [3:0], Default: 4'h8, W/R

#### 1.2.3 Register 2 (0x02)

CTRL\_VREF\_COMP\_V Reg 0x02, Bit Field: [17:16], Default: 2'h3, W/R

CTRLB\_VREF\_COMP\_I Reg 0x02, Bit Field: [15:9], Default: 7'h67, W/R

CTRL\_VREF\_PV\_V Reg 0x02, Bit Field: [8:7], Default: 2'h2, W/R

CTRLB\_VREF\_PV\_I Reg 0x02, Bit Field: [6:0], Default: 7'h67, W/R

1.2.4 Register 3 (0x03)

TIME\_COUNTING Reg 0x03, Bit Field: [23:0], Default: 24'h000258, W/R

1.2.5 Register 4 (0x04)

TIME\_MONITOR\_HOLD Reg 0x04, Bit Field: [23:12], Default: 12'h000, W/R

TIME\_MONITORING Reg 0x04, Bit Field: [11:0], Default: 12'h00A, W/R

1.2.6 Register 5 (0x05)

THRESHOLD\_HIGH Reg 0x05, Bit Field: [23:12], Default: 12'h028, W/R

THRESHOLD\_LOW Reg 0x05, Bit Field: [11:0], Default: 12'h014, W/R

1.2.7 Register 6 (0x06)

**OBSEN\_AFEOUT** Reg 0x06, Bit Field: [0], Default: 1'h0, W/R

1.2.8 Register 7 (0x07)

OBSSEL\_ABUF Reg 0x07, Bit Field: [1:0], Default: 2'h0, W/R

1.2.9 Register 8 (0x08)

OVSEL\_IBIAS\_VBIAS Reg 0x08, Bit Field: [2], Default: 1'h0, W/R

OVSEL\_VREF\_COMP Reg 0x08, Bit Field: [1], Default: 1'h0, W/R

OVSEL\_VREF\_PV Reg 0x08, Bit Field: [0], Default: 1'h0, W/R

1.2.10 Register 9 (0x09)

OVVAL\_DIN Reg 0x09, Bit Field: [1], Default: 1'h0, W/R

OVSEL\_DIN Reg 0x09, Bit Field: [0], Default: 1'h0, W/R

#### 1.2.11 Register 10 (0x0A)

OVVAL\_CLK Reg 0x0A, Bit Field: [1], Default: 1'h0, W/R

OVSEL\_CLK Reg 0x0A, Bit Field: [0], Default: 1'h0, W/R

#### 1.2.12 Register 11 (0x0B)

OVVAL\_CONFIG Reg 0x0B, Bit Field: [5:1], Default: 5'h00, W/R

OVSEL\_CONFIG Reg 0x0B, Bit Field: [0], Default: 1'h0, W/R

#### 1.2.13 Register 12 (0x0C)

OVVAL\_MONITOR\_STATE Reg 0x0C, Bit Field: [3:1], Default: 3'h0, W/R

**OVSEL\_MONITOR\_STATE** Reg 0x0C, Bit Field: [0], Default: 1'h0, W/R

#### 1.2.14 Register 13 (0x0D)

OVVAL\_COUNTER\_STATE Reg 0x0D, Bit Field: [3:1], Default: 3'h0, W/R

OVSEL\_COUNTER\_STATE Reg 0x0D, Bit Field: [0], Default: 1'h0, W/R

#### 1.2.15 Register 14 (0x0E)

OVVAL\_CTRL\_ICHARGE\_MUL Reg 0x0E, Bit Field: [18:12], Default: 7'h00, W/R

OVVAL\_CTRLB\_ICHARGE\_DIV Reg 0x0E, Bit Field: [11:9], Default: 3'h0, W/R

OVVAL\_CTRL\_ICHARGE\_DIV Reg 0x0E, Bit Field: [8:2], Default: 7'h00, W/R

OVVAL\_CTRLB\_ICHARGE\_MUL\_LOWLEAK Reg 0x0E, Bit Field: [1], Default: 1'h0, W/R

OVVAL\_CTRLB\_ICHARGE\_DIV\_LOWLEAK Reg 0x0E, Bit Field: [0], Default: 1'h0, W/R

#### 1.2.16 Register 15 (0x0F)

OVSEL\_CTRL\_ICHARGE\_MUL Reg 0x0F, Bit Field: [4], Default: 1'h0, W/R

OVSEL\_CTRLB\_ICHARGE\_DIV Reg 0x0F, Bit Field: [3], Default: 1'h0, W/R

OVSEL\_CTRL\_ICHARGE\_DIV Reg 0x0F, Bit Field: [2], Default: 1'h0, W/R

OVSEL\_CTRLB\_ICHARGE\_MUL\_LOWLEAK Reg 0x0F, Bit Field: [1], Default: 1'h0, W/R

OVSEL\_CTRLB\_ICHARGE\_DIV\_LOWLEAK Reg 0x0F, Bit Field: [0], Default: 1'h0, W/R

1.2.17 Register 16 (0x10)

DOUT\_LOWER Reg 0x10, Bit Field: [23:0], Default: 24'h000000, R

1.2.18 Register 17 (0x11)

DOUT\_OVERFLOW Reg 0x11, Bit Field: [23], Default: 1'h0, R

**DOUT\_UPPER** Reg 0x11, Bit Field: [22:0], Default: 23'h000000, R

1.2.19 Register 18 (0x12)

**LDC\_CONFIG** Reg 0x12, Bit Field: [4:0], Default: 5'h00, R

1.2.20 Register 19 (0x13)

CTRL\_ICHARGE\_MUL Reg 0x13, Bit Field: [18:12], Default: 7'h00, R

CTRLB\_ICHARGE\_DIV Reg 0x13, Bit Field: [11:9], Default: 3'h0, R

CTRL\_ICHARGE\_DIV Reg 0x13, Bit Field: [8:2], Default: 7'h00, R

CTRLB\_ICHARGE\_MUL\_LOWLEAK Reg 0x13, Bit Field: [1], Default: 1'h0, R

CTRLB\_ICHARGE\_DIV\_LOWLEAK Reg 0x13, Bit Field: [0], Default: 1'h0, R

1.2.21 Register 20 (0x14)

MONITOR\_OVERFLOW Reg 0x14, Bit Field: [12], Default: 1'h0, R

MONITOR Reg 0x14, Bit Field: [11:0], Default: 12'h000, R

1.2.22 Register 21 (0x15)

MONITOR\_STATE Reg 0x15, Bit Field: [2:0], Default: 3'h0, R

#### 1.2.23 Register 22 (0x16)

COUNTER\_STATE Reg 0x16, Bit Field: [2:0], Default: 3'h0, R

#### 1.2.24 Register 23 (0x17)

FDIV\_CTRL\_FREQ Reg 0x17, Bit Field: [4:1], Default: 4'h0, W/R

FDIV\_RESETN Reg 0x17, Bit Field: [0], Default: 1'h0, W/R

#### 1.2.25 Register 32 (0x20)

TMR\_RESETB Reg 0x20, Bit Field: [4], Default: 1'h0, W/R

TMR\_EN\_OSC Reg 0x20, Bit Field: [3], Default: 1'h0, W/R

TMR\_RESETB\_DIV Reg 0x20, Bit Field: [2], Default: 1'h0, W/R

TMR\_RESETB\_DCDC Reg 0x20, Bit Field: [1], Default: 1'h0, W/R

TMR\_EN\_SELF\_CLK Reg 0x20, Bit Field: [0], Default: 1'h0, W/R

#### 1.2.26 Register 33 (0x21)

TMR\_SEL\_CLK\_DIV Reg 0x21, Bit Field: [23], Default: 1'h1, W/R

TMR\_SEL\_CLK\_OSC Reg 0x21, Bit Field: [22], Default: 1'h1, W/R

TMR\_SELF\_EN Reg 0x21, Bit Field: [21], Default: 1'h1, W/R

TMR\_IBIAS\_REF Reg 0x21, Bit Field: [20:17], Default: 4'h4, W/R

TMR\_CASCODE\_BOOST Reg 0x21, Bit Field: [16], Default: 1'h0, W/R

TMR\_SEL\_CAP Reg 0x21, Bit Field: [15:8], Default: 8'h08, W/R

TMR\_SEL\_DCAP Reg 0x21, Bit Field: [7:2], Default: 6'h04, W/R

TMR\_EN\_TUNE1 Reg 0x21, Bit Field: [1], Default: 1'h1, W/R

TMR\_EN\_TUNE2 Reg 0x21, Bit Field: [0], Default: 1'h1, W/R

#### 1.2.27 Register 34 (0x22)

**TMR**.**S** Reg 0x22, Bit Field: [23:21], Default: 3'h4, W/R

TMR\_DIFF\_CON Reg 0x22, Bit Field: [20:7], Default: 14'h3FFB, W/R

TMR\_POLY\_CON Reg 0x22, Bit Field: [6], Default: 1'h1, W/R

TMR\_EN\_TUNE1\_RES Reg 0x22, Bit Field: [5], Default: 1'h1, W/R

TMR\_EN\_TUNE2\_RES Reg 0x22, Bit Field: [4], Default: 1'h1, W/R

TMR\_SAMPLE\_EN Reg 0x22, Bit Field: [3], Default: 1'h1, W/R

TMR\_AFC Reg 0x22, Bit Field: [2:0], Default: 3'h4, W/R

1.2.28 Register 48 (0x30)

WAKEUP\_ON\_PEND\_REQ Reg 0x30, Bit Field: [5], Default: 1'h0, W/R

MBUS\_IGNORE\_RX\_FAIL Reg 0x30, Bit Field: [4], Default: 1'h1, W/R

CLKGEN\_DIV Reg 0x30, Bit Field: [3:2], Default: 2'h2, W/R

CLKGEN\_RING Reg 0x30, Bit Field: [1:0], Default: 2'h1, W/R

1.2.29 Register 49 (0x31)

LDC\_IRQ\_SHORT\_ADDR Reg 0x31, Bit Field: [15:8], Default: 8'h10, W/R

LDC\_IRQ\_REG\_ADDR Reg 0x31, Bit Field: [7:0], Default: 8'h00, W/R

1.2.30 Register 50 (0x32)

LDC\_IRQ\_START\_REG\_ADDR Reg 0x32, Bit Field: [15:8], Default: 8'h10, W/R

LDC\_IRQ\_NUM\_REG\_1 Reg 0x32, Bit Field: [7:0], Default: 8'h01, W/R

1.2.31 Register 64 (0x40)

WUP\_ENABLE Reg 0x40, Bit Field: [23], Default: 1'h0, W/R

WUP\_LC\_IRQ\_EN Reg 0x40, Bit Field: [22], Default: 1'h1, W/R

WUP\_AUTO\_RESET Reg 0x40, Bit Field: [21], Default: 1'h1, W/R

WUP\_ENABLE\_CLK\_SLP\_OUT Reg 0x40, Bit Field: [19], Default: 1'h0, W/R

1.2.32 Register 65 (0x41)

WUP\_THRESHOLD\_EXT Reg 0x41, Bit Field: [7:0], Default: 8'h00, W/R

1.2.33 Register 66 (0x42)

WUP\_THRESHOLD Reg 0x42, Bit Field: [23:0], Default: 24'h2DC6C0, W/R

1.2.34 Register 67 (0x43)

WUP\_CNT\_VALUE\_EXT Reg 0x43, Bit Field: [7:0], Default: 8'h00, R

1.2.35 Register 68 (0x44)

**WUP\_CNT\_VALUE** Reg 0x44, Bit Field: [23:0], Default: 24'h000000, R

1.2.36 Register 69 (0x45)

WUP\_IRQ\_PAYLOAD Reg 0x45, Bit Field: [23:0], Default: 24'h025001, W/R

1.2.37 Register 70 (0x46)

WUP\_IRQ\_SHORT\_ADDR Reg 0x46, Bit Field: [15:8], Default: 8'h10, W/R

WUP\_IRQ\_REG\_ADDR Reg 0x46, Bit Field: [7:0], Default: 8'h00, W/R

1.2.38 Register 71 (0x47)

WUP\_IRQ\_START\_REG\_ADDR Reg 0x47, Bit Field: [15:8], Default: 8'h35, W/R

WUP\_IRQ\_NUM\_REG\_1 Reg 0x47, Bit Field: [7:0], Default: 8'h00, W/R