
Lecture 8: 8255 PPI Chip

The 80x86 IBM PC and Compatible Computers

Chapter 11.4 8255 PPI Chip

Package & Internal Structure



Internal Structure and Pins

- # Three data ports: A, B, and C
 - \triangle Port A (PA₀~PA₇): can be programmed **all** as input/output
 - \triangle Port B (PB₀~PB₇): can be programmed **all** as input/output
 - Port C ($PC_0 \sim PC_7$): can be split into two separate parts *PCU* and *PCL*; any bit can be programmed **individually**
- **#** Control register (CR)
 - ☐ Internal register: used to setup the chip
- # Group A, Group B and control logic
 - ☐ Group A (PA & PCU)
 - ☐ Group B (PB & PCL)

Internal Structure and Pins

Data bus buffer

- △An interface between CPU and 8255
- ☐ Bidirectional, tri-state, 8-bit

★ Read/Write control logic

- ✓ Internal and external control signals
- RESET: high-active, clear the control register, all ports are set as input port
- △A₁, A₀: port selection signals

~CS	S A ₁	A ₀	~RD ·	~WR	Function				
0	0	0	0	1	PA->Data bus				
0	0	1	0	1	PB->Data bus				
0	1	0	0	1	PC->Data bus				
0	0	0	1	0	Data bus->PA				
0	0	1	1	0	Data bus->PB				
0	1	0	1	0	Data bus->PC				
0	1	1	1	0	Data bus->CR				
1	×	×	1	1	D ₀ ~D ₇ in float				

Operation Modes

X Input/output modes

- Mode 0, simple I/O mode:
 - \blacksquare PA, PB, PC: PCU{PC₄~PC₇}, PCL{PC₀~PC₃}
 - No Handshaking: negotiation between two entities before communication

Mode 1:

- **区PA**, **PB** can be used as input/output ports with *handshaking*
- \square PCU{PC₃~PC₇}, PCL{PC₀~PC₂} are used as handshake lines for PA and PB, respectively

Mode 2:

- ☑Only PA can be used for bidirectional handshake data transfer
- \square PCU{PC₃~PC₇} are used as handshake lines for PA

Bit set/reset (BSR) mode

- Only **PC** can be used as output port
- □ Each line of PC can be set/reset individually

Control Register & Op. Modes

#Control Register


- △A 8-bit internal register in 8255
- \triangle Selected when $A_1=1$, $A_0=1$



⊠BSR mode


Select Input/output Modes

#Input/output modes




Select Input/output Modes

#Input/output modes



Select Input/output Modes

#Input/output modes



Select Input/output Mode Examples

1. Write ASM instructions for setting the 8255 in simple I/O mode with PA and PB being output port and PC being input port.


MOV AL, 10001001B
OUT CPORT, AL

3. Assume that the address of the control register of the 8255 is 63H, give out the instructions that set up the 8255 in mode 0 where PA, PB and PCU are used as input ports and PCL is used as output port.

MOV AL, 10011010B OUT 63H, AL

Select BSR Mode

#BSR Mode



Select BSR Mode Examples

**Assume PC is used as an output port which connects to 8 LED segments, now turn off the second LED segment with the rest unchanged (for LED segment, 1-on, 0-off).

In AL, CPORT
AND AL, 11111101B
OUT CPORT, AL

Using BSR mode instead:

MOV AL, 00000010B
OUT ControlPORT, AL

Pros and cons?

Select BSR Mode Examples

 \mathbb{H} Assume the address range for a 8255 PC is 60H \sim 63H, PC₅ is outputting a low level, write code to generate a positive pulse.

```
MOV AL, 00001011B ; set PC_5 high level OUT 63H, AL MOV AL, 00001010B ; set PC_5 low level OUT 63H, AL
```

Mode 0 in 8255

#For simple input/output scenario

- No handshaking needed
- △Any port of PA, PB and PC (PCU, PCL) can be programmed as input or output port independently
- \square PCU=PC₄~PC₇, PCL=PC₀~PC₃
- □ CPU directly read from or write to a port using IN and OUT instructions
- □ Input data not latched, Output data latched

Mode 1 in 8255


#For handshake input/output scenario


- \square PCU=PC₃~PC₇, used as handshake lines for PA
- \square PCL=PC₀~PC₂, used as handshake lines for PB

Mode 1: As Input Ports

- **#** PC₃~PC₅ and PC₀~PC₂ are used as handshake lines for PA and PB, respectively


 - ☑ IBF: Input Buffer Full *output* signal to input device indicates that the input latch contains information
 - ✓ INTR: Interrupt request is an output to CPU that requests an interrupts
- **PC**₆ and **PC**₇ can be used as separate I/O lines for any purpose
- **INTE:** the interrupt enable signal is neither an input nor an output; it is an internal bit programmed via the PC₄ (port A) or PC₂ (port B); 1-allowed, 0-forbidden






Mode 1: As Input Ports

★ Control register



PC stores all status information




Timing in Mode 1 Input


- **\mathbb{H}** Input device first puts data on PA₀~PA₇, then activates ~STB_A, data is latched in Port A;
- \Re 8255 activates IBF_A which indicates the device that the input latch contains information but CPU has not taken it yet. So device cannot send new data until IBF_A is cleared;
- \mathbb{H} When both IBF_A and INTE_A are active, 8255 activates INTR_A to inform CPU to take data in PA by interruption;
- **X** CPU responds to the interruption and read in data from PA, clear INTR_A signal;
- \Re After CPU finishes reading data from PA, the IBF_A signal is cleared;

Mode 1: As Output Ports

- **#** PC₃, PC₆, PC₇ and PC₀~PC₂ are used as handshake lines for PA and PB, respectively


 - △ ACK : The acknowledge *input* signal indicates that the external device has taken the data
 - ✓ INTR: Interrupt request is an output to CPU that requests an interrupts
- **# PC**₄ and **PC**₅ can be used as separate I/O lines for any purpose
- **# INTE:** the interrupt enable signal is neither an input nor an output; it is an internal bit programmed via the PC₄ (port A) or PC₂ (port B); 1-allowed, 0-forbidden






Mode 1: As Output Ports

₩ Control register



PC stores all status information



Timing in Mode 1 Output

- **#** If INTR_A active, CPU carries out OUT instruction which writes data to PA and clears the INTR_A signal;
- ₩ When data has been latched in PA, 8255 activates ~OBF_A which informs the output device to pick up data;
- **#** After the output device has taken the data, it sends ~ACK_A signal to 8255 which indicates that the device has received the data, and also makes ~OBF_A go high, indicating CPU can write new data to 8255;
- \aleph When \sim OBF_A, \sim ACK_A and INTE_A are all high, 8255 sends an INTR_A to inform CPU to write new data to PA by interruption.


Mode 2 in 8255

#For bidirectional handshake input/output scenario

- ○Only PA can be used as both input and output port
- □PCU=PC₃~PC₇, used as handshake lines for PA


Mode 2: As Input & Output Port

- **₩** PC₃ ~ PC₇ are used as handshake lines for PA
- $\mathsf{H} \sim \mathsf{OBF}$, $\sim \mathsf{ACK}$, $\mathsf{IBF}_{\mathsf{A}}$, $\sim \mathsf{STB}_{\mathsf{A}}$, $\mathsf{INTR}_{\mathsf{A}}$
- **PC**₀ ~ **PC**₂ can be used as separate I/O lines for any purpose, or as handshake lines for PB




Mode 2: As Input & Output Port

★ Control register



PC stores all status information





Polling vs. Interruptions

- **#**By reading from PC using IN instruction, you can use polling method to check the state of I/O devices

Programming with 8255

X As shown in the fig, PA and PB of the 8255 are working in mode 0. PA used as input port connects to 4 switches, and PB used as output port connects to a 7-segment LED. Write a program to display a hex digit that the switches can represent.





Address Decoding

****What are the addresses of ports and the control register?**

A ₁₉	A ₁₈	A ₁₇	A ₁₆	A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A_6	A_5	A ₄	A_3	A_2	A_1	A_0
0	0	0	0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0

₩PA: 8020H

₩PB:?

#PC:?

#CR:?

A Solution Program

A_PORT EQU 8020H B_PORT EQU 8022H C_PORT EQU 8024H CTRL_PORT EQU 8026H

DATA SEGMENT
TAB1 DB C0H, F9H, C4H, ..., 0DH
DATA ENDS

CODE SEGMENT
ASSUME CS:CODE, DS:DATA
START: MOV AX, DATA
MOV DS, AX

A Solution Program

```
MOV AL, 90H ; Set up the mode of 8255
     MOV DX, CTRL PORT
     OUT DX, AL
ADD1: MOV DX, A_PORT
     IN AL, DX
                    ; read the status of switches
     AND AL, 0FH
     MOV BX, OFFSET TAB1
     XLAT
     MOV DX, B PORT; output to LED
     OUT DX, AL
      MOV CX, 0600H
                      ; delay for lighting the LED
ADD2: LOOP ADD2
      JMP ADD1
CODE ENDS
      END START
```