#### **Lecture 2: More on Memory and I/O Modules**

Prof. Xiangzhong FANG xzfang@sjtu.edu.cn

# William Stallings Computer Organization and Architecture

Chapter 4 Internal Memory

#### Characteristics

- **#Location**
- **#**Capacity
- **#**Unit of transfer
- **X**Access method
- **#**Performance
- **#**Physical type
- **#**Organisation

#### Location

# Capacity

- ₩Word size
- **X** Number of words
- **#**E.g., 2M 8-bit, 16M 1-bit

#### Unit of Transfer

- **X** Internal
  - □ Usually governed by data bus width
- **x** External
  - □ Usually a block which is much larger than a word
     □
- **\*\***Addressable unit

  - □Cluster on disks

## Access Methods (1)

#### **#**Sequential

- △Access time depends on location of data and previous location
- △e.g. tape

#### **#** Direct

- △Access is by jumping to vicinity plus sequential search
- △Access time depends on location and previous location
- △e.g. disk

## Access Methods (2)

#### **X** Random

- ☐ Individual addresses identify locations exactly
- △ Access time is independent of location or previous access
- △e.g. RAM

#### **X** Associative

- □ Data is located based on a portion of its contents rather than its address
- △ Access time is independent of location or previous access
- △e.g. cache

## Memory Hierarchy

- **#**Registers
  - ☑In CPU
- **#** Internal or Main memory

  - "RAM"
- **#**External memory
  - □ Backing store

#### Performance

#### **X**Access time

#### **\*\***Memory Cycle time

□Time may be required for the memory to "recover" before next access

□ Cycle time is access + recovery

#### **X**Transfer Rate

□ Rate at which data can be moved

# Physical Types

- **#** Semiconductor
  - **△**RAM
- **\***Magnetic
- **#**Optical
  - CD & DVD
- **#**Others
  - **△**Bubble
  - △Hologram

## Organisation

- **#**Physical arrangement of bits into words
- **X**Not always obvious
- **x**e.g. interleaved

# Hierarchy List

- **#**Registers
- **#L1** Cache
- **#**L2 Cache
- **\*\***Main memory
- #Disk cache
- **#**Disk
- **#**Optical
- **X**Tape

## So you want fast?

- It is possible to build a computer which uses only static RAM (see later)
- **#**This would be very fast
- #This would need no cache
  - △How can you cache cache?
- #This would cost a very large amount

# Semiconductor Memory

#### **#**RAM

- **△**Volatile

# Dynamic RAM

- **#**Bits stored as charge in capacitors
- **#**Charges leak
- **\*\*** Need refreshing even when powered
- **#**Simpler construction
- **#**Smaller per bit
- **X**Less expensive
- **\*\***Need refresh circuits
- **#**Slower
- **#**Main memory

#### Static RAM

- **#**Bits stored as on/off switches
- **₩**No charges to leak
- ★ No refreshing needed when powered
- **\*\*** More complex construction
- **#Larger** per bit
- **\*\*** More expensive
- **#**Does not need refresh circuits
- **#**Faster
- **#**Cache

# Read Only Memory (ROM)

- **#**Permanent storage
- **\*\***Microprogramming (see later)
- **#**Library subroutines
- **#**Systems programs (BIOS)
- **#**Function tables


# Types of ROM

- **#Written during manufacture**
- **#Programmable (once)** 
  - **△**PROM
- - □ Electrically Erasable (EEPROM)
  - - **区**Erase whole memory electrically


# Organisation in detail

- **\*\*A** 16Mbit chip can be organised as 1M of 16 bit words
  - □ E.g., a bit per chip system has 16 lots of 1Mbit chip
     with bit 1 of each word in chip 1 and so on
- **#**A 16Mbit chip can be organised as a 2048 x 2048 x 4bit array
  - - **⊠**Multiplex row address and column address
    - $\boxtimes$ 11 pins to address (2<sup>11</sup>=2048)

# Typical 16 Mb DRAM (4M x 4)




# Packaging




(a) 8 Mbit EPROM

(b) 16 Mbit DRAM


# Module Organisation



# Module Organisation (2)



# 存储器的构成



#### 位扩展

芯片的地址线数: 18


存储器的结构256Kx32


容量: 1MB

CPU的有效地址位数: 20位字节地址


每个芯片的地址范围相同

0	3	2	1	0
1	7	6	5	4
2	11	10	9	8





#### 字扩展






#### 字扩展

存储器芯片引脚数: 18

存储器结构: 2Mx8

CPU有效地址线数: 21

每个芯片的地址范围不同



256Kx8


256Kx8

....


256Kx8

# 问题

- 字扩展中, 求每个芯片的地址范围
- 字扩展中, 求整个存储器的地址范围
- 如果用超出存储器地址范围的地址访存,会出现什么情况?



#### 字位扩展




例1 某计算机的主存地址空间中,从地址 $0000_{16}$ 到 $3FFF_{16}$ 为ROM存储区域,从 $4000_{16}$ 到 $5FFF_{16}$ 为保留地址区域,暂时不用,从 $6000_{16}$ 到 $FFFF_{16}$ 为RAM地址区域。RAM的控制信号为CS#和WE#,CPU的地址线为A15~A0,数据线为8位的线路D7~D0,控制信号有读写控制R/W#和访存请求MREQ#,要求:

- (1) 画出地址译码方案。
- (2) 如果ROM和RAM存储器芯片都采用8K×1的芯片,试画出存储器与CPU的连接图。
- (3) 如果ROM存储器芯片采用8K×8的芯片,RAM存储器芯片采用4K×8的芯片,试画出存储器与CPU的连接图。
- (4) 如果ROM存储器芯片采用16K×8的芯片,RAM存储器芯片采用8K×8的芯片,试画出存储器与CPU的连接图。




#### (1) 画出地址译码方案




(2) 如果ROM和RAM存储器芯片都采用8K×1的芯片,试画出存储器与CPU的连接图。

解: (2) 8KB的存储区域可以用8片存储器芯片构成一组实现。8K×1的存储器芯片的地址 线需要13条,即A12~0。




(3) 如果ROM存储器芯片采用8K×8的芯片,RAM存储器芯片采用4K×8的芯片,试画出存储器与CPU的连接图。

解: (3)



(4) 如果ROM存储器芯片采用16K×8的芯片,RAM存储器芯片采用8K×8的芯片,试画出存储器与CPU的连接图。

解: (4)



例2 某计算机系统的主存采用32位字节地址空间和64位数据线访问存储器,若使用64M位的DRAM芯片组成该机所允许的最大主存空间,并采用内存条的形式,问:


- (1) 若每个内存条为64M×32位, 共需多少内存条?
  - (2) 每个内存条内共有多少片DRAM芯片?
    - (3) 主存共需多少DRAM芯片?
    - (4) CPU如何有选择地访问各内存条?
- 解: (1) 主存最大空间为 $2^{32}$ =4GB,每个内存条的容量为 $64\times4B=256$ MB,主存需要的内存条数量为4GB/256MB=16条。
  - (2) 每个芯片的容量为8MB,内存条需要的芯片数量为256MB/8MB = 32片。
  - (3)整个主存需要的内存芯片数量是16×32=512片。
  - (4) 由于CPU字长为64位,内存条需要进行位扩展,即2个32位的内存条构成一组64位的存储单元组,16个内存条构成8组,为选择这8组内存条,CPU地址中需要用最高3位地址作为产生选择信号的地址码。

例3 假定计算机系统需要512字节RAM和512字节ROM容量。使用的RAM芯片是128字×8位,ROM芯片为512字×8位。RAM芯片有CS\*及WE\*控制端,ROM芯片有CS\*控制端,CPU有地址线A15~A0、数据线D7~D0、读写控制线RW\*等,试确定各存储器芯片的地址区间,指出存储器以及各存储器芯片需要的地址线数量,并画出存储器与CPU的连接图。

#### 解: 各存储器芯片的地址区间:

元件	16 进制地址范围	二进制地址值
RAM1	0000~007F	0 0 0 x x x x x x x
RAM2	0080~00FF	0 0 1 x x x x x x x
RAM3	0100~017F	0 1 0 x x x x x x x
RAM4	0180~01FF	0 1 1 x x x x x x x
ROM	0200~03FF	1 x x x x x x x x x

- 存储器的总容量为1KB,需要10条地址线。
- RAM芯片需要7条信号线(2<sup>7</sup>=128), ROM芯片需要9条 地址线(2<sup>9</sup>=512)。
- 存储器与CPU的连接图



0

#### 全译码与部分译码


M-1 M

#### • 全译码

- 所有CPU高位地址线均参与对存储单元的译码寻址
- 低位地址线对芯片内各存储单元的译码寻址
  - 片内译码
- 高位地址线对存储芯片的译码寻址
  - 片选译码
- 每个存储单元的地址都是唯一的
  - 不存在地址重复
- 部分译码
  - 部分高位地址线参与对存储单元的译码寻址
  - 存在地址段内容重叠
    - 每个单元有多个地址

#### 全译码的实现


- 与门(常用)
- 地址比较器




#### 字选择与字节选择

- 字选择
  - 以字为单位访问存储器
  - 位数等于存储器的字长
  - 低位地址不需要
- 字节选择
  - 可以以字节为单位访问存储器
  - 低位地址用于选择字节

#### 字节选择的实现



#### 字位扩展中的字节选择



# Computer Organization and Architecture

Input/Output

## Input/Output Problems

- **#** Wide variety of peripherals
  - □ Delivering different amounts of data
  - △At different speeds
- **#**All slower than CPU and RAM
- **\*\*Need I/O modules**

## Input/Output Module

- # Interface to CPU and Memory
- # Interface to one or more peripherals

#### **External Devices**

- **#** Human readable
- **\*\*** Machine readable
- **#**Communication
  - Modem

    ✓


#### I/O Module Function

- **#** Control & Timing
- **#CPU** Communication
- **#** Device Communication
- **#** Data Buffering
- # Error Detection

#### I/O Steps

- **#CPU** checks I/O module device status
- **XI/O** module returns status
- # If ready, CPU requests data transfer
- **#**I/O module gets data from device
- **XI/O** module transfers data to CPU
- **X** Variations for output, DMA, etc.

## I/O Module Diagram



#### I/O Module Decisions

- #Hide or reveal device properties to CPU
- **#**Support multiple or single device
- **#**Control device functions or leave for CPU

## Input Output Techniques

- **#**Programmed
- **#** Interrupt driven
- ★ Direct Memory Access (DMA)


## Programmed I/O

- **#CPU** has direct control over I/O

  - □ Read/write commands
- **#CPU** waits for I/O module to complete operation
- **#**Wastes CPU time

## Programmed I/O - deta

#CPU requests I/O operation
#I/O module performs operation
#I/O module sets status bits
#CPU checks status bits periodica
#I/O module does not inform CPL
#I/O module does not interrupt C
#CPU may wait or come back late



#### I/O Commands

- **#CPU** issues address
- **#CPU** issues command
  - □ Control telling module what to do
    - ⊠e.g. spin up disk
  - - **⊠**e.g. power? Error?
  - - Module transfers data via buffer from/to device

## Addressing I/O Devices

- # Under programmed I/O data transfer is very like memory access (CPU viewpoint)
- **#** Each device given unique identifier
- **X** CPU commands contain identifier (address)

# I/O Mapping

#### ★ Memory mapped I/O

- □ Devices and memory share an address space
- ☑ I/O looks just like memory read/write
- No special commands for I/O
  - **区**Large selection of memory access commands available


#### **#** Isolated I/O


- Need I/O or memory select lines
- Special commands for I/O

## Interrupt Driven I/O

- **#**Overcomes CPU waiting
- **\*\*** No repeated CPU checking of device
- **#**I/O module interrupts when ready

## Interrupt Driven I/O





#### CPU Viewpoint

- **X** Issue read command
- Do other work
- **#**Check for interrupt at end of each instruction cycle
- **★ If interrupted:-**

## Design Issues

- **#**How do you identify the module issuing the interrupt?
- **#**How do you deal with multiple interrupts?

# Identifying Interrupting Module (1)

- # Different line for each module
  - △Limits number of devices
- **X**Software poll

  - **△**Slow

# Identifying Interrupting Module (2)

#### **#** Daisy Chain or Hardware poll

#### **#**Bus Master

- △e.g. PCI & SCSI

## Multiple Interrupts

- **#**Each interrupt line has a priority
- #Higher priority lines can interrupt lower priority lines
- #If bus mastering only current master can interrupt


#### Example - PC Bus

- #80x86 has one interrupt line
- **x**8086 based systems use one 8259A interrupt controller
- **8259A** has 8 interrupt lines

#### Sequence of Events

- **#**8259A accepts interrupts
- **#8259A** determines priority
- #8259A signals 8086 (raises INTR line)
- **#CPU Acknowledges**
- **38**8259A puts correct vector on data bus
- **#CPU** processes interrupt

# PC Interrupt Layout



## Direct Memory Access

- # Interrupt driven and programmed I/O require active CPU intervention
- **#DMA** is the answer


#### DMA Function

- #Additional Module (hardware) on bus
- **#DMA** controller takes over from CPU for I/O

## DMA Operation

#### **#CPU** tells DMA controller:-

- Amount of data to be transferred
- **#CPU** carries on with other work
- **#DMA** controller deals with transfer
- **#DMA** controller sends interrupt when finished




(c) Direct memory access

# DMA Transfer Cycle Stealing

- #DMA controller takes over bus for a cycle
- **X** Transfer of one word of data
- **₩**Not an interrupt
  - □ CPU does not switch context
- **#CPU** suspended just before it accesses bus
  - ☑i.e. before an operand or data fetch or a data write
- Slows down CPU but not as much as CPU doing transfer

# DMA Configurations (1)




#Single Bus, Detached DMA controller

#Each transfer uses bus twice

□I/O to DMA then DMA to memory


#CPU is suspended twice

# DMA Configurations (2)



- **#**Single Bus, Integrated DMA controller
- **#**Controller may support >1 device
- **CPU** is suspended once

# DMA Configurations (3)



- **#**Separate I/O Bus
- **\*\*Bus supports all DMA enabled devices**
- **#** Each transfer uses bus once
  - □DMA to memory
- **#CPU** is suspended once

#### I/O Channels

- **#CPU** instructs I/O controller to do transfer
- **XI/O** controller does entire transfer
- **#Improves speed** 

  - □ Dedicated processor is faster