

# Lecture 3: 80X86 Microprocessor

Prof. Xiangzhong FANG

xzfang@sjtu.edu.cn

# The 80x86 IBM PC and Compatible Computers

---

## Chapter 1

## 80X86 Microprocessor

# Evolution of 80X86 Family

---

## ⌘ 8086, born in 1978

- ☑ First 16-bit microprocessor
- ☑ 20-bit address data bus, i.e.  $2^{20} = 1\text{MB}$  memory
- ☑ First pipelined microprocessor

## ⌘ 8088

- ☑ Data bus: 16-bit internal, 8-bit external
- ☑ Fit in 8-bit world, e.g., motherboard, peripherals
- ☑ Adopted in the IBM PC + MS-DOS **open** system

## ⌘ 80286, 80386, 80486

- ☑ Real/protected modes
- ☑ Virtual memory


# Internal Structure of 8086

---

## ⌘ Two sections

- ☑ *Bus interface unit* (BIU): accesses memory and peripherals
- ☑ *Execution unit* (EU): executes instructions previously fetched
- ☑ Work simultaneously

# Internal Structure of 8086




# Internal Structure of 8086

---


## ⌘ Pipelining

- ⊡ Increases the efficiency of CPU
- ⊡ When it works?
  - ⊗ Sequential instruction execution
  - ⊗ *Branch penalty*: when jump instruction executed, all pre-fetched instructions are discarded

nonpipelined  
(e.g., 8085)




pipelined  
(e.g., 8086)




# Registers


## ⌘ Store information temporarily



8-bit register:



16-bit register:



## ⌘ Six groups

Category	Bits	Register Names
General	16	AX, BX, CX, DX
	8	AH, AL, BH, BL, CH, CL, DH, DL
Pointer	16	SP (stack pointer), BP (base pointer)
Index	16	SI (source index), DI (destination index)
Segment	16	CS (code segment), DS (data segment), SS (stack segment), ES (extra segment)
Instruction	16	IP (instruction pointer)
Flag	16	FR (flag register)

*Note:*

The general registers can be accessed as the full 16 bits (such as AX), or as the high byte only (AH) or low byte only (AL).

# 8086 Programming

---

⌘ A typical program on 8086 consists of at least three *segments*

- ☒ code segment: contains instructions that accomplish certain tasks
- ☒ data segment: stores information to be processed
- ☒ stack segment: store information temporarily

⌘ What is a segment?

- ☒ A memory block includes up to 64KB
  - ☒ Why? Upward compatibility, 8085 has 16-bit address bus
- ☒ Begins on an address evenly divisible by 16
  - ☒ i.e., an address ends in 0H
  - ☒ Why? (See later)



# Logical & Physical Address

---

## ⌘ Physical address

- ☒ 20-bit address that is actually put on the address bus
- ☒ A range of 1MB from 00000H to FFFFFH
- ☒ Actual physical location in memory

## ⌘ Logical address

- ☒ Consists of a *segment value* (determines the beginning of a segment) and an *offset address* (a location within a 64KB segment)
- ☒ E.g., an instruction in the code segment has a logical address in the form of CS (code segment register):IP (instruction pointer)

# Logical & Physical Address

---

⌘ logical address -> physical address

☑ Shift the segment value left one hex digit (or 4 bits)

☑ Then adding the above value to the offset address



☑ One logical -> only one physical

⌘ Segment range representation

☑ Maximum 64KB

☑ logical *2500:0000 – 2500:FFFF*

☑ Physical *25000H – 34FFFH*  
(*25000 + FFFF*)




# Physical Address Wrap-around

---

- ⌘ When adding the offset to the shifted segment value results in an address beyond the maximum value *FFFFFFH*
- ⌘ *E.g., what is the range of physical addresses if CS=FF59H?*

☑ Solution:

The low range is FF590H, and the range goes to FFFFFH and wraps around from 00000H to 0F58FH (FF590+FFFF).



# Logical & Physical Address

---

⌘ Physical address -> logical address ?

☑ One physical address can be derived from different logical addresses

☑ E.g.,


<u>Logical address (hex)</u>	<u>Physical address (hex)</u>
1000:5020	15020
1500:0020	15020
1502:0000	15020
1400:1020	15020
1302:2000	15020

# Segment Overlapping

---

⌘ Two segments can overlap

- ☒ Dynamic behaviour of the segment and offset concept
- ☒ May be desirable in some circumstances



# Code Segment

---

⌘ 8086 fetches instructions from the code segment

☑ Logical address of an instruction: **CS:IP**

☑ Physical address is generated to retrieve this instruction from memory

☑ *What if desired instructions are physically located beyond the current code segment?*

**Solution:** Change the CS value so that those instructions can be located using new logical addresses

# Data Segment

---

⌘ Information to be processed is stored in the data segment

☒ Logical address of an instruction: **DS:offset**

☒ **Offset value**: e.g., 0000H, 23FFH

☒ **Offset registers** for data segment: **BX**, **SI** and **DI**

☒ Physical address is generated to retrieve data (8-bit or 16-bit) from memory

☒ *What if desired data are physically located beyond the current data segment?*

**Solution:** Change the DS value so that those data can be located using new logical addresses

# Data Representation in Memory

---

⌘ Memory can be logically imagine as a consecutive block of bytes

⌘ *How to store data whose size is larger than a byte?*

☒ Little endian: the low byte of the data goes to the low memory location

☒ Big endian: the high byte of the data goes to the low memory location

☒ E.g., 2738H



# Stack Segment

---

- ⌘ A section of RAM memory used by the CPU to store information temporarily
  - ☒ Logical address of an instruction: **SS:SP** (special applications with **BP**)
  - ☒ Most registers (except segment registers and SP) inside the CPU can be stored in the stack and brought back into the CPU from the stack using *push* and *pop*, respectively
  - ☒ Grows **downward** from upper addresses to lower addresses in the memory allocated for a program
    - ☒ Why? To protect other programs from destruction
    - ☒ Ensure that the code section and stack section would not write over each other

# Push & Pop

## ⌘ 16-bit operation

### Example 1-6

Assuming that SP = 1236, AX = 24B6, DI = 85C2, and DX = 5F93, show the contents of the stack as each of the following instructions is executed:


PUSH AX  
PUSH DI  
PUSH DX

#### Solution:


SS:1230  
SS:1231  
SS:1232  
SS:1233  
SS:1234  
SS:1235  
SS:1236




START  
SP = 1236



After  
PUSH AX  
SP = 1234



After  
PUSH DI  
SP = 1232



After  
PUSH DX  
SP = 1230

# Push & Pop

## Example 1-7

Assuming that the stack is as shown below, and SP = 18FA, show the contents of the stack and registers as each of the following instructions is executed:

POP CX  
POP DX  
POP BX

**Solution:**

SS:18FA	→	23
SS:18FB		14
SS:18FC		6B
SS:18FD		2C
SS:18FE		91
SS:18FF		F6
SS:1900		

START  
SP = 18FA

	→	
		6B
		2C
		91
		F6

After  
POP CX  
SP = 18FC  
CX = 1423

	→	
		91
		F6

After  
POP DX  
SP = 18FE  
DX = 2C6B

	→	

After  
POP BX  
SP = 1900  
BX = F691

# Extra Segment

---

⌘ An extra data segment, essential for string operations

⬆ Logical address of an instruction: **ES:offset**

⊗ **Offset value**: e.g., 0000H, 23FFH

⊗ **Offset registers** for data segment: **BX**, **SI** and **DI**

⌘ **In Summary,**

**Table 1-3: Offset Registers for Various Segments**

Segment register:	CS	DS	ES	SS
Offset register(s):	IP	SI, DI, BX	SI, DI, BX	SP, BP

# Memory map of the IBM PC

---

⌘ 1MB logical address space

⌘ 640K max RAM

☑ In 1980s, 64kB-256KB

☑ MS-DOS, application software


☑ DOS does memory management; you do not set CS, DS and SS

⌘ Video display RAM

⌘ ROM

☑ 64KB BIOS

☑ Various adapter cards



# BIOS Function

---

## ⌘ Basic input-output system (BIOS)

- ☑ Tests all devices connected to the PC when powered on and reports errors if any
- ☑ Load DOS from disk into RAM
- ☑ Hand over control of the PC to DOS

# Flag Register

---


⌘ 16-bit, *status register*, processor status word (PSW)

⌘ 6 conditional flags

☑ CF, PF, AF, ZF, SF, and OF

⌘ 3 control flags

☑ DF, IF, TF



R = reserved

U = undefined

OF = overflow flag

DF = direction flag

IF = interrupt flag

TF = trap flag

SF = sign flag

ZF = zero flag

AF = auxiliary carry flag

PF = parity flag

CF = carry flag

# Conditional Flags

---


- ⌘ **CF (Carry Flag)**: set whenever there is a carry out, from d7 after a 8-bit op, from d15 after a 16-bit op
- ⌘ **PF (Parity Flag)**: the parity of the op result's low-order byte, set when the byte has an even number of 1s
- ⌘ **AF (Auxiliary Carry Flag)**: set if there is a carry from d3 to d4, used by BCD-related arithmetic
- ⌘ **ZF (Zero Flag)**: set when the result is zero
- ⌘ **SF (Sign Flag)**: copied from the sign bit (the most significant bit) after op
- ⌘ **OF (Overflow Flag)**: set when the result of a signed number operation is too large, causing the sign bit error



# More about Signed Number, CF&OF

---

⌘ The most significant bit (MSB) as sign bit, the rest of bits as magnitude



☒ For negative numbers, D7 is 1, but the magnitude is the represented in 2's complement

⌘ CF is used to detect errors in unsigned arithmetic operations

⌘ OF is used to detect errors in signed arithmetic operations

☒ E.g., for 8-bit ops, OF is set when there is a carry from d6 to d7 or from d7 out, but not both

# Examples of Conditional Flags

---

$$\begin{array}{r}
 + \quad 38 \quad 0011 \quad 1000 \\
 \quad 2F \quad 0010 \quad 1111 \\
 \hline
 \quad 67 \quad 0110 \quad 0111
 \end{array}$$

CF = 0 since there is no carry beyond d7

PF = 0 since there is an odd number of 1s in the result

AF = 1 since there is a carry from d3 to d4

ZF = 0 since the result is not zero

SF = 0 since d7 of the result is zero

OF = 0 since there is no carry from d6 to d7 and no carry beyond d7

$$\begin{array}{r}
 + \quad 96 \quad 0110 \quad 0000 \\
 + \quad 70 \quad 0100 \quad 0110 \\
 \hline
 +166 \quad 1010 \quad 0110
 \end{array}$$

According to the CPU, this is -90,  
which is wrong. (OF = 1, SF = 1, CF = 0)

$$\begin{array}{r}
 -128 \quad 1000 \quad 0000 \\
 + - \quad 2 \quad 1111 \quad 1110 \\
 \hline
 -130 \quad 0111 \quad 1110
 \end{array}$$

According to the CPU, the result is +126.  
OF=1, SF=0 (positive), CF=1

# Control Flags

---

- ⌘ **IF (Interrupt Flag)**: set or cleared to enable or disable only the external maskable interrupt requests
- ⌘ **DF (Direction Flag)**: indicates the direction of string operations
- ⌘ **TF (Trap Flag)**: when set it allows the program to single-step, meaning to execute one instruction at a time for debugging purposes

# 80X86 Addressing Modes

---

- ⌘ How CPU can access operands (data)
- ⌘ 80X86 has seven distinct addressing modes

- ☑ Register
- ☑ Immediate
- ☑ Direct
- ☑ Register indirect
- ☑ Based relative
- ☑ Indexed relative
- ☑ Based indexed relative

- ⌘ MOV instruction

- ☑ MOV destination, source

# Register Addressing Mode

---

⌘ Data are held within registers

☑ No need to access memory

☑ E.g.,

MOV	BX,DX	;copy the contents of DX into BX
MOV	ES,AX	;copy the contents of AX into ES

# Immediate Addressing Mode

---

⌘ The source operand is a constant

- ☑ Embedded in instructions

- ☑ No need to access memory

- ☑ E.g.,

MOV	AX,2550H	;move 2550H into AX
MOV	CX,625	;load the decimal value 625 into CX
MOV	BL,40H	;load 40H into BL

# Direct Addressing Mode

---

⌘ Data is stored in memory and the address is given in instructions

- ☑ Offset address in the data segment (**DS**) by default

- ☑ Need to access memory to gain the data


- ☑ E.g.,

```
MOV    DL,[2400]        ;move contents of DS:2400H into DL
```

```
MOV    [3518],AL
```

# Direct Addressing Mode

MOV CX, [address]



Example:  
MOV AL, [03]  
AL=?



# Register Indirect Addressing Mode

---

⌘ Data is stored in memory and the address is held by a register

- ☑ Offset address in the data segment (**DS**) by default


- ☑ Registers for this purpose are **SI**, **DI**, and **BX**

- ☑ Need to access memory to gain the data

- ☑ E.g.,

```
MOV    AL,[BX]           ;moves into AL the contents of the memory location  
                           ;pointed to by DS:BX.
```

# Register Indirect Addressing Mode



# Based Relative Addressing Mode

---

⌘ Data is stored in memory and the address can be calculated with base registers **BX** and **BP** as well as a displacement value

☑ The default segment is data segment (**DS**) for **BX**, stack segment (**SS**) for **BP**

☑ Need to access memory to gain the data


☑ E.g.,

```
MOV    CX,[BX]+10    ;move DS:BX+10 and DS:BX+10+1 into CX
                        ;PA = DS (shifted left) + BX + 10
```

```
MOV    AL,[BP]+5      ;PA = SS (shifted left) + BP + 5
```

## Based-Relative Addressing Mode

MOV AH, [  $\begin{smallmatrix} \text{DS:BX} \\ \text{SS:BP} \end{smallmatrix}$  ] + 1234h



# Indexed Relative Addressing Mode

---

⌘ Data is stored in memory and the address can be calculated with index registers **DI** and **SI** as well as a displacement value

☑ The default segment is data segment (**DS**)


☑ Need to access memory to gain the data

☑ E.g.,

MOV	DX,[SI]+5	;PA = DS (shifted left) + SI + 5
MOV	CL,[DI]+20	;PA = DS (shifted left) + DI + 20

# Indexed Relative Addressing Mode

MOV AH, [SI] + 1234h



Example: What is the physical address MOV [DI-8],BL if DS=200 & DI=30h ?  
 DS:200 shift left once 2000 + DI + -8 = 2028

# Based Indexed Addressing Mode

---

⌘ Combines based and indexed addressing modes, one base register and one index register are used

☑ The default segment is data segment (**DS**) for **BX**, stack segment (**SS**) for **BP**

☑ Need to access memory to gain the data

☑ E.g.,

MOV	CL,[BX][DI]+8	;PA = DS (shifted left) + BX + DI + 8
MOV	CH,[BX][SI]+20	;PA = DS (shifted left) + BX + SI + 20
MOV	AH,[BP][DI]+12	;PA = SS (shifted left) + BP + DI + 12
MOV	AH,[BP][SI]+29	;PA = SS (shifted left) + BP + SI + 29

# Based-Indexed Relative Addressing Mode

- Based Relative + Indexed Relative
- We must calculate the PA (physical address)

$$PA = \begin{array}{|c|} \hline CS \\ SS \\ DS \\ ES \\ \hline \end{array} : \begin{array}{|c|} \hline BX \\ BP \\ \hline \end{array} + \begin{array}{|c|} \hline SI \\ DI \\ \hline \end{array} + \begin{array}{|c|} \hline 8 \text{ bit displacement} \\ 16 \text{ bit displacement} \\ \hline \end{array}$$

MOV AH,[BP+SI+29]

or

MOV AH,[SI+29+BP]

or

MOV AH,[SI][BP]+29

The  
register  
order does  
not matter



# Segment Overrides

- ⌘ Offset registers are used with default segment registers

Table 1-3: Offset Registers for Various Segments

Segment register:	CS	DS	ES	SS
Offset register(s):	IP	SI, DI, BX	SI, DI, BX	SP, BP

- ⌘ 80X86 allows the program to override the default segment registers
  - ☑ Specify the segment register in the code

Instruction	Segment Used	Default Segment
MOV AX,CS:[BP]	CS:BP	SS:BP
MOV DX,SS:[SI]	SS:SI	DS:SI
MOV AX,DS:[BP]	DS:BP	SS:BP
MOV CX,ES:[BX]+12	ES:BX+12	DS:BX+12
MOV SS:[BX][DI]+32,AX	SS:BX+DI+32	DS:BX+DI+32