```
-- File Name: hdlsrc/hdlcoder dspprogfir0x2810x29/coeffs registers.vhd
-- Created: 2024-03-30 07:59:21
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
__ _____
-- Module: coeffs registers
-- Source Path: hdlcoder dspprogfir0x2810x29/Programmable FIR via
Registers/coeffs registers
-- Hierarchy Level: 1
-- Model version: 10.0
LIBRARY IEEE;
USE IEEE.std logic 1164.ALL;
USE IEEE.numeric std.ALL;
USE work. Programmable FIR via Registers pkg. ALL;
ENTITY coeffs registers IS
PORT ( clk
                                      : IN std_logic;
      reset
                                      : IN std logic;
                                      : IN std logic;
      enb
                                     : IN std logic vector(13 DOWNTO
     coeffs in
0); -- sfix14 En13
                                     : IN std logic vector(7 DOWNTO
     write address
0); -- uint8
     write enable
                                     : IN
                                              std logic;
      coeffs out
                                     : OUT
vector of std logic vector14(0 TO 42) -- sfix14 En13 [43]
     );
END coeffs registers;
ARCHITECTURE rtl OF coeffs registers IS
-- Signals
SIGNAL coeffs in signed
                                     : signed(13 DOWNTO 0); -- sfix14 En13
                                     : unsigned(7 DOWNTO 0); -- uint8
SIGNAL write address unsigned
                                      : vector of signed14(0 TO 42); --
SIGNAL coeffs regs
sfix14 En13 [43]
SIGNAL coeffs assigned
                                     : vector of signed14(0 TO 42); --
sfix14 En13 [43]
SIGNAL coeffs regs ectrl
                        : vector_of_signed14(0 TO 42); --
sfix14 En13 [43]
BEGIN
coeffs in signed <= signed(coeffs in);</pre>
write address unsigned <= unsigned(write address);</pre>
coeffs assignment output: PROCESS (coeffs in signed, coeffs regs,
write address unsigned)
```

```
VARIABLE cast : vector of unsigned8(0 TO 42);
BEGIN
  FOR i IN 0 TO 42 LOOP
     cast(i) := unsigned(to signed(i, 32)(7 DOWNTO 0));
     IF write address unsigned = cast(i) THEN
       coeffs assigned(i) <= coeffs in signed;</pre>
     ELSE
       coeffs assigned(i) <= coeffs regs(i);</pre>
     END IF;
   END LOOP;
 END PROCESS coeffs assignment output;
 coeffs regs ectrl <= coeffs regs WHEN write enable = '0' ELSE</pre>
     coeffs assigned;
 coeffs regs lowered process : PROCESS (clk, reset)
 BEGIN
   IF reset = '1' THEN
    coeffs regs \leftarrow (OTHERS \Rightarrow to signed(16#0000#, 14));
  ELSIF clk'EVENT AND clk = '1' THEN
     IF enb = '1' THEN
      coeffs regs <= coeffs regs ectrl;</pre>
     END IF;
   END IF;
END PROCESS coeffs regs lowered process;
outputgen: FOR k IN 0 TO 42 GENERATE
  coeffs out(k) <= std logic vector(coeffs regs(k));</pre>
END GENERATE;
END rtl;
```