

Scaling Book Exercises

Part 1

Exercise 1.1

1. Load $BD + DF$ and write back BF .
2. Each output element requires D multiplications and D additions, so the total work is

$$2DBF.$$

3. Per formula, the arithmetic intensity is

$$\frac{2DBF}{BD + DF + BF}.$$

4. Per formula,

$$T_{\text{math}} = \frac{2BDF}{3.94 \times 10^{14}}, \quad T_{\text{comm}} = \frac{BD + DF + BF}{8.2 \times 10^{11}}.$$


The lower bound is $\max(T_{\text{math}}, T_{\text{comm}})$ and the upper bound is $T_{\text{math}} + T_{\text{comm}}$.

Exercise 1.2

We still have $2BDF$ bfloat16 operations. Assuming B is relatively small, we load DF bytes, thus the intensity is $2B$ and the accelerator intensity is 240. For compute-bound execution,

$$2B > 240 \implies B > 120.$$

Exercise 1.3



Exercise 1.4

We have the same $2BDF$ FLOPs, but the load is now

$$BD + BDF + BF.$$

Because BDF dominates, the intensity is roughly constant:

$$\text{intensity} \approx 2.$$

Exercise 1.5

We have 1.97×10^{15} bfloat16 FLOPs with sparsity, and half of that without sparsity:

$$9.89 \times 10^{14}.$$

The bandwidth is 3.35×10^{12} , so the compute-bound batch threshold is

$$\frac{9.89 \times 10^{14}}{3.35 \times 10^{12}} \approx 295.$$

Part 2

Exercise 2.1

We have $2.2 \times 10^{11} = 4 \times 10^{11}$ total bytes, so this is 1.25×10^{10} bytes per chip. The bandwidth of each chip is 1.23×10^{12} bytes/s, so the full load takes about

$$10 \text{ ms.}$$

Exercise 2.2

For a v5e pod, the pod has 16×16 chips and 8 chips per host, so there are 32 total hosts and 256 tensor cores. Total FLOPs/s is

$$256 \cdot 1.97 \times 10^{14} = 5.04 \times 10^{16}.$$

Each chip has 16 GB of HBM, so the total is

$$256 \cdot 16 = 4 \text{ TB.}$$

For a v5p pod, the pod has $16 \times 20 \times 28$ chips and 4 chips per host, so there are 2240 hosts and 2 cores per chip. Total FLOPs/s is

$$8960 \cdot 4.59 \times 10^{14} \approx 4.1 \times 10^{18}.$$

Each chip has 96 GB of HBM, so the total is

$$8960 \cdot 96 = 860 \text{ TB.}$$

Exercise 2.3

For compute, we have $2BDF$ operations, which takes time

$$\frac{2BDF}{9.2 \times 10^{14}}.$$

The load/store is

$$2(BD + DF + BF),$$

and with PCIe this takes

$$\frac{2(BD + DF + BF)}{1.6 \times 10^{10}}.$$

For compute-bound execution, with assumptions:

$$\frac{8BD^2}{9.2 \times 10^{14}} > \frac{8D^2}{1.6 \times 10^{10}} \implies B > 57500.$$

Exercise 2.4

1. FLOPs are

$$2 \cdot 4096 \cdot 16384 \cdot B.$$

Load/write is

$$16384 \cdot 4096 + 4096B + 16384B.$$

With full overlap, the total time is

$$\max \left\{ \frac{1.3 \times 10^8 B}{3.94 \times 10^{14}}, \frac{6.7 \times 10^7 + 2 \times 10^4 B}{8.2 \times 10^{11}} \right\}.$$

2. The only change is the T_{comm} denominator. VMEM bandwidth is about $22\times$ higher, so total time is

$$\max \left\{ \frac{1.3 \times 10^8 B}{3.94 \times 10^{14}}, \frac{6.7 \times 10^7 + 2 \times 10^4 B}{8.2 \times 10^{11} \cdot 22} \right\}.$$

Exercise 2.5

1. We first see that we have 6 hops because there is no wrap connection. Thus, the first byte will arrive in $6\mu\text{s}$.

2. We have total data

$$2 \cdot 8 \cdot 128 \cdot 8192 \approx 1.7 \times 10^7 \text{ bytes.}$$

We also have 2 outputs and 2 inputs, so total bandwidth is

$$2 \cdot 4.5 \times 10^{10} = 9 \times 10^{10}.$$

Thus the total time is

$$\frac{1.7 \times 10^7}{9 \times 10^{10}} \approx 188\mu\text{s}.$$

3. It is likely faster to load each chunk to the correct TPU, then use ICI because of the higher bandwidth. Total data is

$$128 \cdot 1024 \cdot 128 \cdot 1024 = 16 \text{ GB.}$$

For the PCIe load, this is 1 GB with bandwidth 1.6×10^{10} , which takes about 63ms.

For ICI copy, the lower bound is that 15 GB is received by TPU $\{0, 3\}$ with total bandwidth 9×10^{10} , so the bound is 167ms.

We then copy 16 GB plus a small 2 MB vector from HBM to MXU, which takes only about 20ms.

Within MXU, we have

$$2 \cdot 8 \cdot 128 \cdot 1024 \cdot 128 \cdot 1024$$

FLOPs with 1.97×10^{14} FLOPs/s, which gives less than 2ms.

Thus the upper bound is the sum of these times, and the lower bound is the maximum, 167ms.

Pop Quiz

We have $4 \cdot 8 \cdot 128$ ALUs, which can each do 1 FLOP/cycle, so the total is

$$4096 \text{ FLOPs/cycle.}$$

At clock speed 1.75 GHz, this gives

$$1.75 \times 10^9 \text{ cycles/s,} \quad \text{so total } 7 \times 10^{12} \text{ FLOP/s.}$$

Part 3**Pop Quiz**

Each shard is of size

$$\left\lceil \frac{1024}{16} \right\rceil, 4096 = [64, 4096].$$

So each GPU has

$$4 \cdot 64 \cdot 4096 = 1 \text{ MB,}$$

and the load time is

$$\frac{10^6}{3.4 \times 10^{12}} \approx 294 \text{ ns.}$$

Pop Quiz

Each shard is of size

$$\left\lceil \frac{128}{16} \right\rceil, 2048 = [8, 2048].$$

So each device has

$$8 \cdot 2048 = 16 \text{ KB,}$$

and total memory is

$$16 \cdot 32 = 512 \text{ KB.}$$

Pop Quiz

Each shard is

$$512 \cdot 8192 \cdot 2 = 8 \text{ MB,}$$

and the total array has size 32 MB. We do not have wrap-around, so we have to do 3 unidirectional hops:

$$\frac{3 \cdot 8 \times 10^6}{4.5 \times 10^{10}} \approx 533 \mu\text{s.}$$

In part 2, each shard is only

$$64 \cdot 256 \cdot 2 = 32 \text{ KB,}$$

so each hop is

$$\frac{32 \times 10^3}{4.5 \times 10^{10}} \approx 0.7 \mu\text{s.}$$

We know the minimum latency is $1 \mu\text{s}$, so the total will be $3 \mu\text{s}$.

Exercise 3.1

Say that A has size S . Each shard has size $S/4$ and is stored on 16 devices, so the total bytes are $4S$. Thus, the ratio is 4.

Exercise 3.2

We have

$$V = \frac{2BD}{Y} = \frac{2 \cdot 1024 \cdot 4096}{4} = 2 \text{ MB.}$$

Because the Y -axis stays sharded, we have wraparound, so bidirectional communication gives

$$\frac{2 \times 10^6}{9 \times 10^{10}} \approx 22\mu s.$$

For AllGather_{xy} , we double the bandwidth but V is $4\times$ larger, so the time is $2\times$ larger, about $44\mu s$.

For AllReduce , we have size

$$\frac{2BD}{XY} = \frac{1024 \cdot 4096}{8} = 512 \text{ KB.}$$

The cost is $2\times$ that of all-gather, and the bidirectional time is

$$\frac{512 \times 10^3 \cdot 2}{9 \times 10^{10}} \approx 11\mu s.$$

Exercise 3.3

This is a total array of 256 bytes, or 64 per shard, so latency is certainly the bound. We have wraparound, so bidirectional communication means at most 2 hops, hence $2\mu s$.

Exercise 3.4

For the baseline, all-gather has time

$$\frac{2DF}{W}.$$

We have $2BDF$ FLOPs and compute time

$$\frac{2BDF}{\lambda}.$$

Assuming overlap, total time is

$$\max \left\{ \frac{2DF}{W}, \frac{2BDF}{\lambda} \right\}.$$

For the new strategy, each shard does

$$\frac{2BDF}{X}$$

FLOPs in time

$$\frac{2BDF}{X\lambda}.$$

For the all-reduce, bytes are $2BF$, so the time is

$$\frac{4BF}{W}.$$

Therefore the total is

$$\max \left\{ \frac{4BF}{W}, \frac{2BDF}{X\lambda} \right\}.$$

For strategy 1, communication bound when

$$B < \frac{\lambda}{W}.$$

This ratio is roughly 2000 for v5e.

For strategy 2, communication bound when

$$X < \frac{D}{4000}.$$

With D on the order of less than 10000, this is probably true, so it is communication bound.

When $B < 2000$, strategy 2 is better if

$$\frac{4BF}{W} < \frac{2DF}{W} \implies D > 2B,$$

which is often true for these small batches.

When $B > 2000$, strategy 2 is better if

$$\frac{4BF}{W} < \frac{2BDF}{\lambda} \implies D > 4000,$$

which is true for large models.

Exercise 3.5

Let us go through a few options.

(a) Shard I across XYZ :

$$\frac{\text{FLOPs}}{\text{TPU}} = \frac{2IJK}{64}, \quad T_{\text{compute}} = \frac{IJK}{32\lambda}.$$

Then we do all-gather with $V = 2IK$, so

$$T_{\text{comm}} = \frac{2IK}{3W}.$$

(b) Shard K across XYZ : this will trivially be the same as above.

(c) Shard J across XYZ : FLOPs/TPU are the same, so compute time is the same. Now we have to do all-reduce, which has double cost:

$$T_{\text{comm}} = \frac{4IK}{3W}.$$

(d) Full replicate:

$$\frac{\text{FLOPs}}{\text{TPU}} = 2IJK, \quad T_{\text{compute}} = \frac{2IJK}{\lambda},$$

and there is no communication time.

Thus, option (c) is clearly worse; options (a) and (b) are equally good. Option (d) is probably worse most times because the compute cost is $64\times$ worse.

Exercise 3.6

We have W as bidirectional ICI bandwidth and λ as bfloat16 FLOPs/s.

(a) We first do sharded matmul, which has FLOPs

$$\frac{2IJK}{4 \cdot 4}$$

and compute time

$$\frac{IJK}{8\lambda}.$$

We then do all-reduce with

$$V = \frac{2IK}{4}.$$

But we have no wrap-around, so we have 3 hops and $W/2$ for unidirectional bandwidth. Therefore all-reduce will take

$$2 \cdot 3 \cdot \frac{V/4}{W/2} = \frac{3IK}{2W}.$$

Thus

$$T_{\text{compute}} = \frac{IJK}{8\lambda}, \quad T_{\text{comm}} \approx \frac{3IK}{2W}.$$

(b) Here we will first all-gather

$$B[J_x, K_y] \rightarrow B[J, K_y].$$

The V here is $2JK/16$, and again we have 3 hops with $W/2$ bandwidth, so

$$T_{\text{comm}} = \frac{3JK}{4W}.$$

Now we have $2IJK/16$ FLOPs, so

$$T_{\text{compute}} = \frac{IJK}{8\lambda}.$$

(c) Here we do not have to do any communication, and each chip has FLOPs

$$\frac{2IJK}{4 \cdot 4},$$

so

$$T_{\text{compute}} = \frac{IJK}{8\lambda}.$$

Exercise 3.7

The matrices have size

$$2 \cdot 8192 \cdot 32768 \approx 512 \text{ MB},$$

so they must be sharded. We also want to avoid all-gathering the weights, and we should likely shard the input along D , so

$$\text{In}[B, D_{xy}].$$

Now, we can shard W along D or F , but if we do D then we have to reduce into $B \times F$, which is larger than $B \times D$. Thus it seems best to do

$$\text{In}[B, D_{xy}] \cdot W_{\text{in}}[D, F_{xy}] \cdot W_{\text{out}}[F_{xy}, D] \rightarrow \text{Out}[B, D_{xy}].$$

First, we all-gather In on XY , so

$$V = 2BD = 2 \cdot 128 \cdot 8192 = 2 \text{ MB}.$$

We have 2 axes, so

$$T_{\text{AG}} = \frac{2 \times 10^6}{2.9 \times 10^{10}} \approx 11 \mu\text{s}.$$

We then shard multiply:

$$\text{In}[B, D] \cdot W_{\text{in}}[D, F_{xy}] \rightarrow H[B, F_{xy}].$$

Each chip has

$$\frac{2BDF}{4} \approx 17 \times 10^9$$

FLOPs, and the compute time is

$$\frac{17 \times 10^9}{1.97 \times 10^{14}} \approx 86 \mu\text{s}.$$

The next matmul is

$$H[B, F_{xy}] \cdot W_{\text{out}}[F_{xy}, D] \rightarrow \text{Out}[B, D],$$

which has the same FLOPs and time.

Finally, we just do reduce-scatter over X, Y with

$$V = 2BD \approx 2 \text{ MB}, \quad T_{\text{RS}} \approx \frac{2 \times 10^6}{2.9 \times 10^{10}} \approx 11 \mu\text{s}.$$

Thus, about $22 \mu\text{s}$ communication and $172 \mu\text{s}$ on FLOPs.

Exercise 3.8

collective	time
AllGather	0.705 ms
ReduceScatter	0.980 ms
AllReduce	0.977 ms
AllToAll	0.409 ms

We see AllToAll being the cheapest as expected, but we see that AllReduce is not $2\times$ the time of AllGather and ReduceScatter as we may expect, potentially due to some XLA optimizations.

Exercise 3.9

1. This is simple. We just do a traditional matmul, treating the second matrix as sharded, to build $T[N, K]$, where

$$t_{nk} = \sum_j a_{nj} b_{jk},$$

and j is limited to only the relevant shard indices. Finally, we just do all-reduce over $T[N, K]\{u_x\}$ to get the final $T[N, K]$.

2. We just do not do all-reduce. Instead, cheaper reduce-scatter to something like

$$T[N, K]\{u_x\} \rightarrow T[N_x, K].$$

Exercise 3.10

1. Each “shard” has

$$\frac{N}{D} \cdot N = \frac{N^2}{D}$$

elements, and in the single-direction case there are $D - 1$ hops, so transfer is

$$\frac{N^2(D - 1)}{D}$$

scalars.

2. We have cascading transfer, so chunks move $D - 1, D - 2, \dots, 1$ times, which is

$$\frac{D(D - 1)}{2}.$$

Each of these smaller chunks is

$$\frac{N}{D} \cdot \frac{N}{D} = \frac{N^2}{D^2}.$$

So total scalars are

$$\frac{D(D - 1)N^2}{2D^2} = \frac{N^2(D - 1)}{2D}.$$

3. The ratio is $1/2$, so all-to-all is half the cost because we have the reducing sum

$$D - 1 + D - 2 + \dots + 1$$

instead of

$$D - 1 + D - 1 + \dots + D - 1.$$

4. We simply halve the number of scalars because we push half the data in the opposite direction.
5. Our cascading sum becomes

$$\frac{D}{2} + \frac{D}{2} - 1 + \dots + 1 = \frac{D/2(D/2 + 1)}{2} \rightarrow \frac{D^2}{8}.$$

In the single-direction limit this was $D^2/2$, so we improve by a factor of 4.

6. We had $2\times$ speed for single direction. In bidirectional mode, all-gather has a $2\times$ improvement and all-to-all has a $4\times$ improvement, so we have another net $2\times$ gain, giving $4\times$ total gain.

Part 4

Exercise 4.1

We have per-layer

$$3DF + 4DNH + D.$$

We also have DV for vocab and DV for unembed, so total is

$$L(3DF + 4DNH + D) + 2DV \approx 16B$$

parameters total.

Attention per layer has

$$4DNH = 4D^2,$$

and MLPs have

$$3DF = 12D^2.$$

Ignoring the second-order terms, the fraction is

$$\frac{4}{16} \approx \frac{1}{4}$$

of parameters are attention.

For KV cache, per token we have

$$2 \cdot L \cdot N \cdot H \approx 512 \text{ KB.}$$

Exercise 4.2

Each TPU multiplies

$$\frac{B}{4}, \frac{D}{4} \quad \text{with} \quad \frac{D}{4}, F.$$

So FLOPs/TPU is

$$\frac{BDF}{8},$$

and total FLOPs is

$$8BDF.$$

Exercise 4.3

We have

$$2IJKLMNO$$

FLOPs.

Exercise 4.4

Q has size $2BTN H$, and we load and write the same-size output. K, V have size $2BSKH$, so total bytes are

$$4BHK(TG + S).$$

FLOPs are

$$2 \cdot 2BTSNH$$

ignoring softmax, so intensity is just

$$\frac{4BTSKGH}{4BHK(TG + S)} = \frac{TSG}{TG + S}.$$

For training, $S = T$, so intensity is

$$\frac{TG}{G + 1}.$$

For generation, $T = 1$, so intensity is

$$\frac{SG}{G + S},$$

which approaches G as $S \gg G$ almost always.

During training, we are compute-bound for $S > 240$ based on v5e, and for generation we are never compute-bound, as $G < 240$.

Please see graph for plot.

Exercise 4.5

For MHA, the projection has FLOPs

$$24BTDNH,$$

and self-attention has FLOPs

$$12BT^2NH.$$

This becomes equal at

$$T = 2D.$$

Exercise 4.6

The recomputations are

$$O = QK^T$$

and

$$\text{softmax}(O)V,$$

each of which has

$$2BT^2NH$$

FLOPs, so total is

$$4BT^2NH$$

FLOPs. The other items will be second order, like $O(BTF)$ for element-wise product.

Exercise 4.7

We have 3026 TFLOPs/s with sparsity and thus 1513 TFLOPs/s without. For total time, max FLOPs is

$$2.79 \times 10^6 \times 1513 \times 10^{12} \times 3600 \approx 1.52 \times 10^{25}$$

FLOPs.

Based on the $6\times$ rule, the total training FLOPs are

$$6 \times 37 \times 10^9 \times 14.8 \times 10^{12} \approx 3.3 \times 10^{24}$$

FLOPs.

Thus, utilization is approximately 22%.

Exercise 4.8

Loaded bytes are EDF, and FLOPs are $2kBDF$, so intensity is

$$\frac{2kB}{E},$$

and this must be greater than 240 to be compute-bound. Therefore

$$B > \frac{120E}{k}.$$

For DeepSeek, we must have

$$B > 3840.$$

Part 5

Exercise 5.1

Attention has

$$L \cdot 4DNH = 4.2 \times 10^9.$$

FFN has

$$L \cdot 3DF = 8.5 \times 10^9.$$

Vocab has

$$2VD = 3.3 \times 10^8.$$

So total is approximately

$$13 \times 10^9.$$

Exercise 5.2

We have 13×10^9 parameters. Each parameter has 2 bytes.

The optimizer has 2 moments/parameter, each 4 bytes, so total is

$$13 \times 10^9 \times 10 = 13 \times 10^{10}.$$

Activations have shape BF , BF , and BD per layer, so total is

$$2 \cdot L \cdot (2BF + BD) = 2 \cdot 40 \cdot 16 \times 10^6 \cdot (2 \cdot 13824 + 5120) = 4.2 \times 10^{13}.$$

This clearly dominates the parameter/optimizer memory.

Exercise 5.3

1. No. In Question 2, we saw model plus optimizer is around 130 GB, and v5p only has 96 GB HBM.
2. In terms of memory, we have 1.3×10^{11} for parameters and optimizer. For activations, we have

$$2 \cdot 40 \cdot 3 \times 10^6 \cdot (2 \cdot 13824 + 5120) = 7.9 \times 10^{12}.$$

So total is

$$8 \times 10^{12} = 8 \text{ TB},$$

which is under total HBM because we have no replication.

We have $M_x = 3$, so batch size per device must be greater than $2550/3$ to be compute-bound. Therefore total batch size should be greater than

$$850 \cdot 4096 \approx 3.5\text{M}.$$

Our total batch size is only 3M, so full FSDP is not going to work; we are bandwidth-bound.

3. We have

$$\frac{B}{N} > \frac{2550^2}{2F} \implies B > 235,$$

so we only need batch size 235 per chip.

To compute optimal X , we have

$$X_{\text{opt}} = \sqrt{\frac{B}{F} \cdot \frac{M_x}{M_y} \cdot N} = \sqrt{\frac{3 \times 10^6}{13824} \cdot 2 \cdot 4096} = 1333.$$

So we likely want $X_{\text{opt}} = 1024$ and $Y_{\text{opt}} = 4$, i.e. DP over 1024 and TP over 4.

For per-chip memory, we still have 8 TB total over 4096 chips, so

$$\frac{8 \text{ TB}}{4096} \approx 2 \text{ GB/chip}.$$

The roofline estimate for FLOPs is $6 \cdot B \cdot P$, and we have $N = 4096$ and $\lambda = 4.6 \times 10^{14}$. So step time, or compute time, is

$$T = \frac{6 \cdot 3 \times 10^6 \cdot 13 \times 10^9}{4096 \cdot 4.6 \times 10^{14} \cdot 0.4} \approx 300 \text{ ms}.$$

Part 6

Q:

The rough estimate is

$$6 \cdot P = 6 \cdot 70 \times 10^9 = 4.2 \times 10^{11}$$

FLOPs/token.

Q:

The total FLOPs are

$$4.2 \times 10^{11} \cdot 15 \times 10^{12} = 6.3 \times 10^{24}.$$

Q:

This is simply

$$T = \frac{6.3 \times 10^{24}}{8960 \cdot 4.59 \times 10^{14} \cdot 0.4} = 3.8 \times 10^6 \text{ sec.}$$

Q:

We have 140 GB for parameters and 560 GB for the optimizer. For checkpoint, we have

$$80 \cdot 2 \cdot 4 \times 10^6 \cdot 8192 \cdot 4 \approx 21 \text{ TB.}$$

So total is 21.7 TB.

Each v5p has 96 GB of HBM, so we need

$$\frac{21.7 \times 10^{12}}{96 \times 10^9} \approx 225$$

TPUs.

We will use

$$\frac{21.7 \text{ TB}}{8960} \approx 2.4 \text{ GB/chip.}$$

Q:

Because we only have 1024 sequences, we cannot use the 8960 chips without sequence/context parallelism.

Q:

Our per-TPU batch size is

$$\frac{4 \times 10^6}{8960} \approx 468$$

tokens. We have 3 axes, so we are communication-bound for any batch size per chip less than 850, so no.

Q:

The minimum batch size per chip is

$$\frac{2550^2}{2F} \approx 113,$$

and we are clearly above this.

We can then choose optimal mesh:

$$X_{\text{opt}} = \sqrt{\frac{2BN}{F}} = 1618.$$

So we could go with $X_{\text{opt}} = 1024$ and $Y_{\text{opt}} = 8$.

Exercise 6.1

As the previous section suggests, FSDP/model parallelism within a pod and pure data parallelism across pods.

For DCN, the roofline bound is

$$\frac{B}{4} > 71360 \implies B > 285440.$$

This is true, so DCN communication is not a problem.

Now, within a pod, we can recompute X_{opt} , as per-pod batch size is approximately 10^6 . So

$$X_{\text{opt}} = \sqrt{\frac{2BN}{F}} \approx 810.$$

Thus, we will again do $X_{\text{opt}} = 1024$, $Y_{\text{opt}} = 8$.

We can also check that we still have a 113 lower bound on per-chip batch size, and we have

$$\frac{10^6}{8960} \approx 117,$$

so we can remain compute-bound.

We know that at 40% MFU it takes 44 days on 1 pod, and we are compute-bound, so 11 days on 4 pods.

Exercise 6.2

(a) The 405B configuration is:

hyperparameter	symbol	value
layers	L	126
model dimension	D	16,384
FFN / MLP hidden dimension	F	53,248
query heads	N	128
KV heads	K	8
head dim	H	128
vocab size	V	128,256

The total parameter count is:

$$L \times D \times (3F + 2H(N + K)) + 2DV \approx 406\text{B params}$$

Assuming $B = 4\text{M}$ tokens, FLOPs per training step is:

$$6 \times 406 \times 10^9 \times 4 \times 10^6 = 9.7 \times 10^{18} \text{ FLOPs}$$

For 15T tokens, the total FLOPs are:

$$6 \times 406 \times 10^9 \times 15 \times 10^{12} = 3.6 \times 10^{25} \text{ FLOPs}$$

(b) We first know that we use data parallelism across pods, so assuming a global batch size of 4×10^6 tokens, each pod will have 5×10^5 tokens.

Now, we have a total of $N = 8960$ chips per pod. and we need to find optimal FSDP/TP split as:

$$X_{opt} = \sqrt{\frac{5 \times 10^5}{53248}} \times 2 \times 8960 = 410$$

This gives us a natural split of $X_{opt} = 448$ along the first and third axis for FSDP, and $Y_{opt} = 20$ along the second axis for TP.

For FSDP + TP, we are compute bound when:

$$B > \frac{2550^2 * N}{2F} = 545242$$

so we are actually comms bound in this partitioning. We can easily remedy this by slightly increasing batch size as we are within 10% of the original, so we increase the per-pod batch size to 5.5×10^5 tokens.

This will then mean that we are compute bound and we have 3.6×10^{25} FLOPs so assuming 40% MFU, the total training time is:

$$\frac{3.6 \times 10^{25}}{8960 \times 8 \times 4.59 \times 10^{14} \times 0.4} \approx 32 \text{ days}$$

Part 7

Pop Quiz:

Parameter size is 30×10^9 , and the KV cache is 819 MB each. For small batch,

$$\text{min step time} = \frac{4 \cdot 819 \times 10^6 + 30 \times 10^9}{16 \cdot 8.2 \times 10^{11}} \approx 2.5 \text{ ms.}$$

For batch size 256, the MLP will be compute-bound, so the time is

$$\frac{256 \cdot 819 \times 10^6}{16 \cdot 8.2 \times 10^{11}} + \frac{2 \cdot 256 \cdot 30 \times 10^9}{16 \cdot 1.97 \times 10^{14}} \approx 21 \text{ ms.}$$

Exercise 7.1

For the MLP, we have

$$3LDF \approx 13 \times 10^9.$$

For attention, we have

$$L \cdot 2DH(N + K) \approx 5 \times 10^9.$$

For vocab, we have

$$DV \approx 10^8.$$

So the total is about 18×10^9 parameters.

The KV cache will have

$$2LKH \approx 256 \text{ KB}$$

per token.

Exercise 7.2

We have

$$256 \times 10^3 \cdot 128 \times 10^3 \approx 33.5 \text{ GB/sequence.}$$

The TPU has 16 GB of HBM, so our maximum batch size is

$$\frac{16 \cdot 16 \times 10^9 - 18 \times 10^9}{33.5 \times 10^9} \approx 7.$$

With 1 KV head, we could do batch size 56.

Exercise 7.3

Assuming full bandwidth, it will take about

$$\frac{18 \times 10^9}{16 \cdot 8.2 \times 10^{11}} \approx 1.4 \text{ ms.}$$

Exercise 7.4

For 4×4 ICI, we do not have wraparound, so we have unidirectional ICI and up to 3 hops.

For prefill, we start with model parallelism with bound

$$Y_{\max} < \frac{M_y F}{C/W}.$$

If we use both axes, the bound is $Y_{\max} \approx 3.7$. This is clearly too small for $Y = 16$. With one axis, we have $Y_{\max} \approx 2$, which is still below 4 but closer, and we have to do some model parallelism because the model is bigger than 16 GB.

This means we use the other axis to do 4-way sequence sharding.

For generation, our model-parallelism bound is

$$Y < \frac{F}{Bb} = \frac{16384}{7.18} \approx 129,$$

so we can use the entire 16-way model sharding. We can also fully shard the KV cache with limited overhead as $B > 4$ and $K > 4$.

For per-step latency, assuming we are bandwidth-bound during the MLP,

$$T_{\text{step}} = \frac{B \cdot \text{KV}_{\text{size}} + \text{param size}}{\text{HBM bandwidth}} = \frac{7 \cdot 33.5 \times 10^9 + 18 \times 10^9}{16 \cdot 8.2 \times 10^{11}} \approx 19 \text{ ms.}$$

Exercise 7.5

1. The MLP blocks have $E \times$ the original, so 206×10^9 , and total parameters are about 212×10^9 . Active parameters will have MLP with $2 \times$ the original, so 26×10^9 , and active parameters are about 31×10^9 .
2. For the MLP section, we load $16 \times$ parameters for $2 \times$ the FLOPs, so we need

$$240 \cdot 8 = 1920$$

batch size.

3. KV cache is still 256 KB/token.

4. The estimate is

$$2.31 \times 10^9 T = 62 \times 10^9.$$

Exercise 7.6

1. We have about 206×10^9 bytes for expert MLP, and each expert lives on 1/16 slices. Within the slice, each expert is sharded over 8 chips.

Time to load one expert is

$$\frac{206 \times 10^9 / 16}{8 \cdot 8.2 \times 10^{11}} \approx 2 \text{ ms.}$$

For non-expert weights, we have about 6×10^9 , which are only sharded over $Y = 8$, so load time is

$$\frac{6 \times 10^9}{8 \cdot 8.2 \times 10^{11}} \approx 0.8 \text{ ms.}$$

So total HBM load time is 2.8 ms.

Now, the expert parameters are fully sharded, so each chip has

$$\frac{206 \times 10^9}{8 \cdot 16} \approx 1.6 \text{ GB}$$

expert. The non-expert is only sharded over Y and replicated over Z , so each chip has

$$\frac{6 \times 10^9}{8} \approx 0.7 \text{ GB.}$$

So each chip has 16 GB total and 2.3 GB of parameters, meaning free memory is 13.7 GB/chip.

2. With perfect sharding, we need

$$\frac{212}{16} \approx 14$$

chips at least, so we can try 16.

With a 4×4 mesh, we have

$$\frac{206 \times 10^9}{16} \approx 12.9 \text{ GB}$$

expert/chip and

$$\frac{6 \times 10^9}{4} \approx 1.5 \text{ GB}$$

non-expert/chip. So the total is 14.4 GB/chip, which fits, and the smallest slice is 4×4 .

Exercise 7.7

We have $4BDF$ FLOPs over N chips, which gives

$$T_{\text{compute}} = \frac{4BDF}{N \cdot C}.$$

For communication, we have

$$T_{\text{comm}} = \frac{2BD}{X \cdot 2W} + \frac{4BF}{YZ \cdot W} + \frac{2BD}{X \cdot 2W} = \frac{2BD}{XW} + \frac{4BF}{YZW}.$$

We have $F = 4D$, so

$$T_{\text{comm}} = \frac{BD}{W} \left(\frac{2}{X} + \frac{16}{YZ} \right).$$

Also $XYZ = N$, so we rewrite and minimize:

$$\frac{d}{dx} \left(\frac{2}{x} + \frac{16x}{N} \right) = -\frac{2}{x^2} + \frac{16}{N} = 0 \quad \Rightarrow \quad X = \sqrt{\frac{N}{8}}.$$

Then $YZ = \sqrt{8N}$, so

$$T_{\text{comm}} = \frac{\sqrt{128} BD}{\sqrt{N} W}.$$

With simple 3-D model parallelism,

$$T = \frac{4BD}{3W}.$$

So 2-D is better when

$$\frac{4BD}{3W} > \frac{\sqrt{128} BD}{\sqrt{N} W} \quad \Rightarrow \quad N > 128 \left(\frac{3}{4} \right)^2 = 72.$$

Therefore, this 2-D scheme is better when we have more than 72 chips.

Part 8

Q:

It is

$$2KHL \approx 160 \text{ KB/token.}$$

Q:

KV memory is

$$160 \times 10^3 \cdot 8192 \cdot 32 \approx 42 \times 10^9 \text{ bytes,}$$

and parameters are about 70×10^9 bytes, so total memory is 112 GB. This would require

$$\frac{112}{16} = 7$$

TPUs at least.

Q:

We know that MLP is memory-bound with $B = 32$, so we have the step-time formula

$$T_{\text{step}} = \frac{112 \times 10^9}{8 \cdot 8.2 \times 10^{11}} \approx 17 \text{ ms.}$$

Throughput is

$$\frac{32}{0.0178} \approx 235 \text{ tokens/sec/chip.}$$

With a 4×4 mesh, step time drops to 8.5 ms, but throughput is the same.

Q:

We know for bfloat16 matmul, we need

$$\frac{2BDF}{2DF} > 240,$$

so $B > 240$. For int8 weights and bfloat16 FLOPs, we have $B > 120$, and for int8 weights and int8 FLOPs, $B > 240$.

Q:

Assuming small KV, this is just about fitting parameters:

$$\text{bfloat16 : } \frac{70 \times 10^9 \cdot 2}{16 \times 10^9} \approx 9, \quad \text{so } 4 \times 4,$$

$$\text{int8 : } \frac{70 \times 10^9}{16 \times 10^9} \approx 4.4, \quad \text{so } 4 \times 2,$$

$$\text{int4 : } \frac{35 \times 10^9}{16 \times 10^9} \approx 2.8, \quad \text{so } 2 \times 2.$$

Q:

We fully load the TPU, so load time is the latency:

$$\frac{16 \times 10^9}{8.2 \times 10^{11}} = 19 \text{ ms.}$$

Q:

We have to first find the batch size:

$$\text{bfloat16 : } \frac{116 \times 10^9}{320 \times 10^3 \cdot 8 \times 10^3} = 43,$$

$$\text{int8 : } \frac{58 \times 10^9}{160 \times 10^3 \cdot 8 \times 10^3} = 43,$$

$$\text{int4 : } \frac{29 \times 10^9}{80 \times 10^3 \cdot 8 \times 10^3} = 43.$$

So the maximum batch is always 43. Time per query is $0.019 \cdot 512$ s/step and 43 query/step, so we have 4.42 query/sec. Thus, throughput per chip is

$$\text{bfloat16 : 0.27, \quad int8 : 0.55, \quad int4 : 1.11.}$$

Q:

Instead of 116 GB left for bfloat16, we have 372 GB, so we can have $B = 140$ and 14.39 query/sec:

$$\text{bfloat16 : 0.44, \quad int8 : 0.9, \quad int4 : 1.8.}$$

Q:

Our bound on Y is

$$Y > \frac{2F}{2800} = 26,$$

so we cannot serve on 4×8 with pure model parallelism.

We do also know that with small B , we are often HBM-bound until

$$Y \geq \frac{F}{8B} = 56$$

with $B = 64$. Thus, we could serve on 4×8 and reduce latency without really helping throughput.

Q:

We are compute-bound and the forward pass is

$$2 \cdot 70 \times 10^9 \cdot 8192$$

FLOPs, so total time is

$$\frac{2 \cdot 70 \times 10^9 \cdot 8192}{16 \cdot 1.97 \times 10^{14} \cdot 0.4} \approx 0.91 \text{ s.}$$

Q:

We expect

$$\frac{32}{4096} = \frac{1}{128}$$

sequences evicted per step. Our KV cache per sequence is about 12288, so we evict

$$\frac{1}{128} \cdot 12288 = 96$$

tokens/step.

Q:

Sequences enter at rate P/qT and are removed at rate

$$\frac{32.6}{0.019 \cdot 512}.$$

For these to be equal, we have $P \approx 3G$, so we need $3\times$ the number of prefill servers.

Exercise 8.1

We have 405×10^9 parameters, so per token is 810×10^9 FLOPs.

If we are FLOPs-bound, the minimum time is

$$\frac{810 \times 10^9}{N \cdot 1.97 \times 10^{14}} = \frac{4.1 \text{ ms/token}}{N}.$$

If we are communication-bound, the minimum time is

$$\frac{810 \times 10^9}{N \cdot 8.2 \times 10^{11}} \approx \frac{985 \text{ ms/token}}{N}.$$

Exercise 8.2

Model parameters use about 8 GB.

KV cache per token is

$$2 \cdot 32 \cdot 8 \cdot 128 \approx 66 \text{ KB/token.}$$

So with $B = 240$ and $S = 8192$, total memory is approximately 129 GB.

Activations are small:

$$BF = 3.4 \text{ MB}, \quad BV = 60 \text{ MB.}$$

Total memory is approximately 137 GB, so we need at least

$$\frac{137}{16} \approx 8.5,$$

which means at least a 4×4 topology.

Exercise 8.3

For int8 weights and bfloat16 FLOPs, B must be greater than 120. Also, for parameter loading,

$$\frac{405 \times 10^9}{32 \cdot 8.2 \times 10^{11}} \approx 15.4 \text{ ms,}$$

which is too large.

We go to $N = 64$, so

$$T_{\text{param}} \approx 7.7 \text{ ms}$$

and then

$$T_{\text{KV}} = \frac{120 \cdot 2.1 \times 10^9}{64 \cdot 8.2 \times 10^{11}} \approx 4.8 \text{ ms,}$$

which keeps us below 15 ms.

For bigger B , MLP becomes compute-bound, so we can optimize B as

$$\frac{2.1 \times 10^9 B}{64 \cdot 8.2 \times 10^{11}} + \frac{2 \cdot 405 \times 10^9 B}{64 \cdot 1.97 \times 10^{14}} \leq 15.$$

This gives $B = 143$, and this gives latency of 14.9 ms and throughput of 150 tokens/chip on 8×8 full sharding.

Part 9

Exercise 9.1

Although we cannot actually generate the profile (because of colab removing v2-8 runtimes), we can look at the code to get better with understanding implementation. We see that we have $N = 8$ devices, and our matrices have shape:

$$x : [B, D], w1 : [F, D], w2 : [D, F]$$

We also see that x is not sharded (so replicated on each chip), $w1$ is sharded along its first dimension over all 8 chips (so per-shard is $[F/8, D]$) and $w2$ is sharded over its second dimension over all 8 chips (so per-shard is $[D, F/8]$).

The first operation is $x@w1.T$ and because we are not sharded along the contracting axis, each chip maintains a shard of the hidden state with shape $[B, F/8]$ and we do not have to do any communication.

Now, the second operation is $h@w2.T$ and because we actually have both matrices sharded over the contracting dimension, we can have each shard produce a partial result of shape $[B, D]\{U_{XY}\}$ and then we must perform an all-reduce to sum these partials and produce a replicated $[B, D]$ on each shard.

Exercise 9.2

We cannot actually perform the sharded operations and generate a real profile/timing data without the v2-8 runtimes.

Part 10

Exercise 10.1

```
1. average_shmap = jax.shard_map(
    lambda x: x.mean(keepdims=True),
    mesh=mesh,
    in_specs=jax.P('X','Y'), out_specs=jax.P('X','Y')
)

@functools.partial(jax.jit, out_shardings=jax.NamedSharding(mesh, jax.P('X','Y')))
def average_jit(x):
    X, Y = mesh.axis_sizes
    x = jax.lax.reshape(
        x,
        (X, x.shape[0] // X, Y, x.shape[1] // Y),
        out_sharding=jax.NamedSharding(mesh, jax.P('X', None, 'Y', None)),
    )

    return x.mean(axis=(1, 3))
```

```
2. def shift_shmap(x, shift: int):
    shmapped = jax.shard_map(
        lambda x: jnp.roll(x, shift, axis=0),
        mesh=mesh,
        in_specs=jax.P('X','Y'), out_specs=jax.P('X','Y')
    )
    return shmapped(x)

@functools.partial(jax.jit, static_argnames=['shift'], out_shardings=jax.
    NamedSharding(mesh, jax.P('X','Y')))
def shift_jit(x, shift: int):
    X, Y = mesh.axis_sizes
    reshaped = x.reshape(X, x.shape[0] // X, -1)
    return jnp.roll(reshaped, shift, axis=1).reshape(x.shape[0], x.shape[1])
```

Exercise 10.2

```

1. def moe_local(W: jnp.ndarray, A: jnp.ndarray, B: jnp.ndarray) -> jnp.ndarray:
    S, _ = A.shape
    E, _, F = W.shape

    output = jnp.zeros((S, F), dtype=A.dtype)
    for e in range(E):
        mask = B == e
        selected = jnp.where(mask[:, None], A, 0.0)
        output = output + selected @ W[e]

    return output

```

2. In the profile, XLA inserts communication before the main computation. However, in this run it does not appear as a literal all-gather over the activation matrix A . Instead, XLA lowers the communication to several collective-permute operations over tensors shaped like the local expert-weight shard, $[1, D, F]$. This is all-gather-like movement of the sharded expert weights, followed by local computation and an all-reduce over the local output-shaped buffers. Thus, there is pre-compute communication, but it is not an activation all-gather in this compiled plan. The total time is about 2.5 ms/call for this jitted version of the local MoE function.

```

3. 1. def moe_shmap_first_pass(W: jnp.ndarray, A: jnp.ndarray, B: jnp.ndarray) -> jnp.
    ndarray:
    def local_moe(W_local, A_local, B_local):
        A_full = jax.lax.all_gather(A_local, "X", axis=0, tiled=True)
        B_full = jax.lax.all_gather(B_local, "X", axis=0, tiled=True)

        E_local = W_local.shape[0]
        S_local = A_local.shape[0]
        F = W_local.shape[2]

        local_expert_start = jax.lax.axis_index("X") * E_local
        local_expert_ids = local_expert_start + jnp.arange(E_local, dtype=B_full.
dtype)

        local_all_out = jnp.einsum("sd,edf->sef", A_full, W_local)
        local_mask = (B_full[:, None] == local_expert_ids[None, :])[:, :, None]
        local_contrib = jnp.sum(local_all_out * local_mask, axis=1)

        full_out = jax.lax.psum(local_contrib, "X")

        token_start = jax.lax.axis_index("X") * S_local
        return jax.lax.dynamic_slice(full_out, (token_start, 0), (S_local, F))

    return jax.shard_map(
        local_moe,
        mesh=mesh,
        in_specs=(jax.P("X", None, None), jax.P("X", None), jax.P("X")),
        out_specs=jax.P("X", None),
        check_vma=False,

```

```
) (W, A, B)
```

```
2. @jax.shard_map(
    mesh=mesh,
    in_specs=(jax.P("X", None, None), jax.P("X", None), jax.P("X")),
    out_specs=jax.P("X", None),
    check_vma=False,
)
def sharded_moe_ragged_chunked(
    W_local: jnp.ndarray,
    A_local: jnp.ndarray,
    B_local: jnp.ndarray,
) -> jnp.ndarray:
    local_S = A_local.shape[0]
    E_local, D, F = W_local.shape

    sort_indices = jnp.argsort(B_local, axis=0)
    unsort_indices = jnp.argsort(sort_indices, axis=0)
    sorted_A = A_local[sort_indices]

    sizes = jnp.bincount(B_local, length=E).astype(jnp.int32)
    offsets = jnp.cumsum(sizes, axis=0) - sizes

    max_expert_size = jax.lax.pmax(sizes.max(), axis_name="X")
    num_chunks = (max_expert_size + chunk_size - 1) // chunk_size

    def get_chunk(chunk_idx):
        internal_offsets = chunk_idx * chunk_size + jnp.arange(chunk_size, dtype=
jnp.int32)
        indices = offsets[:, None] + internal_offsets[None, :]
        mask = internal_offsets[None, :] < sizes[:, None]

        safe_indices = jnp.where(mask, indices, local_S)
        return sorted_A.at[safe_indices].get(mode="fill", fill_value=0.0)

    def loop_body(chunk_idx, output):
        chunk = get_chunk(chunk_idx)

        with jax.named_scope("route_tokens_to_experts"):
            chunk = jax.lax.all_to_all(
                chunk,
                axis_name="X",
                split_axis=0,
                concat_axis=1,
                tiled=True,
            )

        result = jnp.einsum("ecd,edf->ecf", chunk, W_local)

        with jax.named_scope("return_results_to_tokens"):
            result = jax.lax.all_to_all(
                result,
```

```

        axis_name="X",
        split_axis=1,
        concat_axis=0,
        tiled=True,
    )

    internal_offsets = chunk_idx * chunk_size + jnp.arange(chunk_size, dtype=
jnp.int32)
    indices = offsets[:, None] + internal_offsets[None, :]
    mask = internal_offsets[None, :] < sizes[:, None]

    indices = jnp.where(mask, indices, local_S)
    return output.at[indices.reshape(-1)].set(
        result.reshape(-1, F),
        mode="drop",
    )

    output = jnp.zeros((local_S, F), dtype=A_local.dtype)
    output = jax.lax.fori_loop(0, num_chunks, loop_body, output)

    return output[unsort_indices]

```

This leads to a roughly 2.5x speedup compared to the original solution.

4.

```

def sharded_moe_topk_ragged_chunked(
    W_local: jnp.ndarray,
    A_local: jnp.ndarray,
    B_local: jnp.ndarray,
) -> jnp.ndarray:
    local_S, D = A_local.shape
    E_local, _, F = W_local.shape
    local_K = B_local.shape[1]
    local_items = local_S * local_K

    A_items = jnp.repeat(A_local, local_K, axis=0)
    B_items = B_local.reshape(-1)
    token_items = jnp.repeat(jnp.arange(local_S, dtype=jnp.int32), local_K)

    sort_indices = jnp.argsort(B_items, axis=0)
    sorted_A = A_items[sort_indices]
    sorted_token_items = token_items[sort_indices]

    sizes = jnp.bincount(B_items, length=E).astype(jnp.int32)
    offsets = jnp.cumsum(sizes, axis=0) - sizes

    max_expert_size = jax.lax.pmax(sizes.max(), axis_name="X")
    num_chunks = (max_expert_size + chunk_size - 1) // chunk_size

    def get_chunk(chunk_idx):
        internal_offsets = chunk_idx * chunk_size + jnp.arange(chunk_size, dtype=jnp.
int32)
        indices = offsets[:, None] + internal_offsets[None, :]
        mask = internal_offsets[None, :] < sizes[:, None]

```



```

    safe_indices = jnp.where(mask, indices, local_items)

    chunk_A = sorted_A.at[safe_indices].get(mode="fill", fill_value=0.0)
    chunk_tokens = sorted_token_items.at[safe_indices].get(mode="fill",
fill_value=0)
    return chunk_A, chunk_tokens, mask

def loop_body(chunk_idx, output):
    chunk_A, chunk_tokens, mask = get_chunk(chunk_idx)

    with jax.named_scope("route_topk_tokens_to_experts"):
        chunk_A = jax.lax.all_to_all(
            chunk_A,
            axis_name="X",
            split_axis=0,
            concat_axis=1,
            tiled=True,
        )
        chunk_tokens = jax.lax.all_to_all(
            chunk_tokens,
            axis_name="X",
            split_axis=0,
            concat_axis=1,
            tiled=True,
        )
        mask = jax.lax.all_to_all(
            mask,
            axis_name="X",
            split_axis=0,
            concat_axis=1,
            tiled=True,
        )

    result = jnp.einsum(
        "ecd,edf->ecf",
        chunk_A,
        W_local,
        precision=jax.lax.Precision.HIGHEST,
    )

    with jax.named_scope("return_topk_results_to_tokens"):
        result = jax.lax.all_to_all(
            result,
            axis_name="X",
            split_axis=1,
            concat_axis=0,
            tiled=True,
        )
        chunk_tokens = jax.lax.all_to_all(
            chunk_tokens,
            axis_name="X",
            split_axis=1,
            concat_axis=0,
            tiled=True,

```

```
)
mask = jax.lax.all_to_all(
    mask,
    axis_name="X",
    split_axis=1,
    concat_axis=0,
    tiled=True,
)

flat_tokens = jnp.where(mask.reshape(-1), chunk_tokens.reshape(-1), local_S)
flat_result = result.reshape(-1, F)
return output.at[flat_tokens].add(flat_result, mode="drop")

output = jnp.zeros((local_S, F), dtype=A_local.dtype)
output = jax.lax.fori_loop(0, num_chunks, loop_body, output)
return output / local_K
```

Exercise 10.3

```

1. @jax.shard_map(
    mesh=mesh_2d,
    in_specs=(jax.P("X", "Y"), jax.P("Y", None)),
    out_specs=jax.P("X", None),
    check_vma=False,
)
def allreduce_matmul_baseline(A_local: jnp.ndarray, W_local: jnp.ndarray) -> jnp.
    ndarray:
    out_local = jnp.einsum("bd, df-> bf", A_local, W_local)
    out = jax.lax.psum(out_local, axis_name="Y")
    return out

@jax.shard_map(
    mesh=mesh_2d,
    in_specs=(jax.P("X", "Y"), jax.P("Y", None)),
    out_specs=jax.P("X", None),
    check_vma=False,
)
def allreduce_matmul_tiled(A_local: jnp.ndarray, W_local: jnp.ndarray) -> jnp.
    ndarray:
    B_X, D_Y = A_local.shape
    _, F = W_local.shape

    out = jnp.zeros((B_X, F), dtype=jnp.float32)

    def tile_fn(tile_idx, output):
        f0 = tile_idx * F3_tile
        W_tile = jax.lax.dynamic_slice(W_local, (0, f0), (D_Y, F3_tile))
        partial = A_local @ W_tile
        tile = jax.lax.psum(partial, axis_name="Y")
        return jax.lax.dynamic_update_slice(output, tile, start_indices=(0, f0))

    return jax.lax.fori_loop(0, F // F3_tile, tile_fn, out)

2. @jax.shard_map(
    mesh=mesh_2d,
    in_specs=(jax.P("X", "Y"), jax.P("Y", None)),
    out_specs=jax.P("X", "Y"),
    check_vma=False,
)
def reducescatter_matmul_baseline(Tmp_local: jnp.ndarray, W2_local: jnp.ndarray) ->
    jnp.ndarray:
    B_X = Tmp_local.shape[0]

    out_p = Tmp_local @ W2_local
    out = jax.lax.psum(out_p, axis_name="Y")
    d0 = jax.lax.axis_index("Y") * D4_tile
    return jax.lax.dynamic_slice(out, (0, d0), (B_X, D4_tile))

```

```

@jax.shard_map(
    mesh=mesh_2d,
    in_specs=(jax.P("X", "Y"), jax.P("Y", None)),
    out_specs=jax.P("X", "Y"),
    check_vma=False,
)
def reducescatter_matmul_tiled(Tmp_local: jnp.ndarray, W2_local: jnp.ndarray) -> jnp.
    ndarray:
    y = jax.lax.axis_index("Y")
    B_X, F_Y = Tmp_local.shape

    static_Y = mesh_2d.shape["Y"]
    perm = [(i, (i + 1) % static_Y) for i in range(static_Y)]

    def contribution_for_tile(tile_owner):
        d0 = tile_owner * D4_tile
        W_tile = jax.lax.dynamic_slice(
            W2_local,
            (0, d0),
            (F_Y, D4_tile),
        )
        return (Tmp_local @ W_tile).astype(Q32_RING_ACCUM_DTYPE)

    tile_owner = (y - 1) % static_Y
    accum = contribution_for_tile(tile_owner)

    for _ in range(static_Y - 1):
        accum = jax.lax.ppermute(accum, axis_name="Y", perm=perm)
        tile_owner = (tile_owner - 1) % static_Y
        accum = (accum + contribution_for_tile(tile_owner)).astype(
            Q32_RING_ACCUM_DTYPE)

    return accum.astype(Tmp_local.dtype)

```

3.

```

@jax.shard_map(
    mesh=mesh_2d,
    in_specs=(jax.P("X", "Y"), jax.P("Y", None), jax.P("Y", None)),
    out_specs=jax.P("X", "Y"),
    check_vma=False,
)
def transformer_block_baseline(
    In_local: jnp.ndarray,
    Win_local: jnp.ndarray,
    Wout_local: jnp.ndarray,
) -> jnp.ndarray:
    tmp_partial = In_local @ Win_local
    tmp = jax.lax.psum(tmp_partial, axis_name="Y")

    y = jax.lax.axis_index("Y")
    B_X, D_Y = In_local.shape
    F_Y, D = Wout_local.shape

```

```

y0 = y * F_Y
tmp_slice = jax.lax.dynamic_slice(tmp, (0, y0), (B_X, F_Y))

h_local = tmp_slice @ Wout_local
h = jax.lax.psum(h_local, axis_name="Y")

y0 = y * D_Y
return jax.lax.dynamic_slice(h, (0, y0), (B_X, D_Y))

@jax.shard_map(
    mesh=mesh_2d,
    in_specs=(jax.P("X", "Y"), jax.P("Y", None), jax.P("Y", None)),
    out_specs=jax.P("X", "Y"),
    check_vma=False,
)
def transformer_block_tiled(
    In_local: jnp.ndarray,
    Win_local: jnp.ndarray,
    Wout_local: jnp.ndarray,
) -> jnp.ndarray:
    y = jax.lax.axis_index("Y")
    B_X, D_Y = In_local.shape
    F_Y, _ = Wout_local.shape

    static_Y = mesh_2d.shape["Y"]
    perm = [(i, (i + 1) % static_Y) for i in range(static_Y)]

    hidden_partial = In_local @ Win_local
    hidden_local = jax.lax.psum_scatter(
        hidden_partial,
        axis_name="Y",
        scatter_dimension=1, # Scatter along the F dimension (dimension 1)
        tiled=True,
    )

    def contribution_for_d_tile(d_owner):
        d0 = d_owner * D_Y
        Wout_tile = jax.lax.dynamic_slice(
            Wout_local,
            (0, d0),
            (F_Y, D_Y),
        )
        return (hidden_local @ Wout_tile).astype(Q33_RING_ACCUM_DTYPE)

    tile_owner = (y - 1) % static_Y
    accum = contribution_for_d_tile(tile_owner)

    for _ in range(static_Y - 1):
        accum = jax.lax.ppermute(accum, axis_name="Y", perm=perm)
        tile_owner = (tile_owner - 1) % static_Y
        accum = (accum + contribution_for_d_tile(tile_owner)).astype(
            Q33_RING_ACCUM_DTYPE)

```

```
return accum.astype(In_local.dtype)
```

The tiled implementation is about 1.06x faster than the plain `jax.jit` baseline with a hidden dimension of 16384. It is worth noting that even for part 3.2, we see an optimal speedup at this point of roughly 1.35x; however, we are still memory-bound in this regime. Ideally, we would be able to increase our hidden dimension further to maximize FLOPs and further hide the communication overhead of the permutation. This is not feasible for larger hidden dimensions at this batch size because of the limited VMEM on our v5e chips. Thus, we run into situations where we have to repeatedly re-read uncached memory from HBM, which becomes prohibitively expensive for larger F sizes.

This also aligns somewhat with the setup of our kernel. XLA already optimizes the first matmul in plain `jax.jit`, and we have to perform a `reduce_scatter` after the first matmul, which is blocking on the critical path. Thus, we cannot proceed to the next portion until we have completed the first matmul. This immediately upper bounds the maximum speedup we can achieve.

Exercise 10.4

```

@jax.shard_map(
    mesh=mesh_2d,
    in_specs=(jax.P("X", "Y"), jax.P("Y", None)),
    out_specs=jax.P("X", None),
    check_vma=False,
)
def allreduce_matmul_bidirectional(
    A_local: jnp.ndarray,
    W_local: jnp.ndarray,
) -> jnp.ndarray:
    # A_local: [B_X, D_Y]
    # W_local: [D_Y, F]
    # Return: [B_X, F]
    B_X, D_Y = A_local.shape
    _, F = W_local.shape

    static_Y = mesh_2d.shape["Y"]
    forward_perm = [(i, (i + 1) % static_Y) for i in range(static_Y)]
    backward_perm = [(i, (i - 1) % static_Y) for i in range(static_Y)]

    out = jnp.zeros((B_X, F), dtype=Q31_REDUCE_DTYPE)
    half = F3_tile // 2

    for tile_idx in range(Q31_NUM_F_TILES):
        f0 = tile_idx * F3_tile
        W_tile = jax.lax.dynamic_slice(W_local, (0, f0), (D_Y, F3_tile))
        partial = (A_local @ W_tile).astype(Q31_REDUCE_DTYPE)

        forward_accum = jax.lax.dynamic_slice(partial, (0, 0), (B_X, half))
        backward_accum = jax.lax.dynamic_slice(partial, (0, half), (B_X, F3_tile - half))

    forward_send = forward_accum
    backward_send = backward_accum

    for _ in range(static_Y - 1):
        forward_send = jax.lax.ppermute(
            forward_send,
            axis_name="Y",
            perm=forward_perm,
        )
        backward_send = jax.lax.ppermute(
            backward_send,
            axis_name="Y",
            perm=backward_perm,
        )
        forward_accum = (forward_accum + forward_send).astype(Q31_REDUCE_DTYPE)
        backward_accum = (backward_accum + backward_send).astype(Q31_REDUCE_DTYPE)

    tile = jnp.concatenate([forward_accum, backward_accum], axis=1)
    out = jax.lax.dynamic_update_slice(out, tile, (0, f0))

    return out.astype(A_local.dtype)

```

For all-reduce, this bidirectional approach is much slower than the naive baseline (using psum) and the unidirectional permute (which performed almost identical to the baseline). The reason for this is that we do not have any extra/wasted memory overhead here—each device has to compute their own entire $[B_X, F]$ result and the single psum leads to an optimized all-reduce call by XLA/HLO which means limited overhead and efficient transfer. Similarly, the unidirectional permute with a loop gets compiled to a very similar approach but still adds a bit more overhead due to additional permute calls/slicing, however the tiles are still essentially independent and use the same psum/all-reduce primitive so XLA likely compiles/reasons through this very similarly. In contrast, for the bidirectional approach we are explicitly writing a hop and add schedule for each tile which means that XLA has less flexibility in using its own optimized scheduling approach, so we are hurt both on scheduling and call overhead which is too much for the bandwidth increase to overcome (particularly for only a few hops).

```
@jax.shard_map(
    mesh=mesh_2d,
    in_specs=(jax.P("X", "Y"), jax.P("Y", None)),
    out_specs=jax.P("X", "Y"),
    check_vma=False,
)
def reducescatter_matmul_bidirectional(
    Tmp_local: jnp.ndarray,
    W2_local: jnp.ndarray,
) -> jnp.ndarray:
    y = jax.lax.axis_index("Y")
    B_X, F_Y = Tmp_local.shape

    static_Y = mesh_2d.shape["Y"]
    forward_perm = [(i, (i + 1) % static_Y) for i in range(static_Y)]
    backward_perm = [(i, (i - 1) % static_Y) for i in range(static_Y)]
    half = D4_tile // 2

    def contribution_for_tile(tile_owner, col_offset, width):
        d0 = tile_owner * D4_tile + col_offset
        W_tile = jax.lax.dynamic_slice(
            W2_local,
            (0, d0),
            (F_Y, width),
        )
        return (Tmp_local @ W_tile).astype(Q32_RING_ACCUM_DTYPE)

    forward_owner = (y - 1) % static_Y
    backward_owner = (y + 1) % static_Y
    forward_accum = contribution_for_tile(forward_owner, 0, half)
    backward_accum = contribution_for_tile(backward_owner, half, D4_tile - half)

    for _ in range(static_Y - 1):
        forward_accum = jax.lax.ppermute(
            forward_accum,
            axis_name="Y",
            perm=forward_perm,
```



```

    )
    forward_owner = (forward_owner - 1) % static_Y
    forward_accum = (
        forward_accum + contribution_for_tile(forward_owner, 0, half)
    ).astype(Q32_RING_ACCUM_DTYPE)

    backward_accum = jax.lax.ppermute(
        backward_accum,
        axis_name="Y",
        perm=backward_perm,
    )
    backward_owner = (backward_owner + 1) % static_Y
    backward_accum = (
        backward_accum + contribution_for_tile(backward_owner, half, D4_tile - half
    )
    ).astype(Q32_RING_ACCUM_DTYPE)

    return jnp.concatenate([forward_accum, backward_accum], axis=1).astype(Tmp_local.
dtype)

```

For reduce-scatter, we already knew our unidirectional tiled approach was about 1.4x faster and we were still memory-bound due to VMEM constraints. By incorporating the bidirectional approach, we send half the data in either direction, so we keep the same number of hops but we should theoretically improve bandwidth by taking advantage of both ICI interconnects. However, we only see a further 10% improvement compared to unidirectional because we now have additional overhead from splits + more overhead calls and are on a relatively small mesh. We also still have the VMEM pressure which leads to some fixed tax due to HBM read/writes. In this situation, we are somewhat snakebitten by the limited mesh, as using smaller matrices reduces the VMEM pressure but also reduces the FLOPs that we can use to hide the communication overhead and large matrices lead to more expensive HBM reads/writes. Despite that, we are able to get a nearly 45 – 50% total speedup compared to a naive jax.jit baseline.

Part 11

No relevant questions for this section.

Part 12

Quiz 1:

1. H100 has

$$132 \cdot 4 \cdot 32 = 16896$$

ALUs. B200 has

$$148 \cdot 4 \cdot 32 = 18944$$

ALUs. v5p has

$$8 \cdot 128 \cdot 4 \cdot 2 = 8192$$

ALUs.

- 2.

$$16896 \cdot 1.59 \times 10^9 = 26.9 \times 10^{12} \text{ FLOP/s}$$

and with boost this is 33.5×10^{12} FLOP/s.

Tensor cores do 990×10^{12} matmul FLOP/s, roughly $30\times$.

3. H100 has

$$\frac{990 \times 10^{12}}{3.35 \times 10^{12}} = 295.$$

B200 has

$$\frac{2250 \times 10^{12}}{8 \times 10^{12}} = 281.$$

We have $2\times$ FP8 FLOPs, so 590 and 562.

4. For small batch size, we are bandwidth-bound:

$$T = \frac{2 \cdot 64 \cdot 4096 + 2 \cdot 4096 \cdot 8192 + 2 \cdot 64 \cdot 8192}{8 \times 10^{12}} \approx 8.5 \mu\text{s}.$$

For batch size 512, we are compute-bound:

$$T = \frac{2 \cdot 512 \cdot 4096 \cdot 8192}{2.3 \times 10^{15}} \approx 15 \mu\text{s}.$$

5. Each SM has 256 KB of registers and SMEM, so total for each is

$$132 \cdot 256 \text{ KB} \approx 33 \text{ MB}.$$

TPU has about 128 MB of VMEM.

6. B200 can do

$$18944 \cdot 2 = 37888$$

FLOPs/cycle, so the clock cycle is

$$\frac{80 \times 10^{12}}{37888} \approx 2.1 \text{ GHz}.$$

7. This is N FLOPs and $3 \cdot 4 \cdot N = 12N$ load/store, so the intensity is $1/12$. We also have

$$T_{\text{comm}} = \frac{12N}{3.35 \times 10^{12}} = \frac{N}{2.8 \times 10^{11}},$$

and

$$T_{\text{math}} = \frac{N}{33.5 \times 10^{12}}.$$

Quiz 2:

1. Each switch has

$$64 \cdot 25 \times 10^9 = 1.6 \times 10^{12}$$

bandwidth, so with 4 switches we have 6.4×10^{12} . GPU-to-GPU bandwidth is only 450×10^9 , so total is

$$450 \times 10^9 \cdot 8 = 3.6 \times 10^{12}.$$

This is lower, so we only have 3.6 TB/s bandwidth.

2. For a node, we will have 4 GPUs per half. Each GPU can do 450×10^9 , so each half can send

$$450 \times 10^9 \cdot 4 = 1.8 \times 10^{12}.$$

So total bisection bandwidth is 3.6 TB/s.

3. Each GPU sends B/N bytes to $N - 1$ GPUs directly, so

$$T_{\text{comm}} = (N - 1) \frac{B}{N} \cdot \frac{1}{450 \times 10^9}.$$

We have $N = 8$ and

$$B = 4096 \cdot 65536 \cdot 2 = 512 \text{ MB},$$

so

$$T_{\text{comm}} = \frac{7 \cdot 512 \times 10^6}{8 \cdot 450 \times 10^9} \approx 1 \text{ ms}.$$

Quiz 3:

1. A node has 8 GPUs, and each GPU has a 400 Gb/s band to the leaf, so the node can do

$$\frac{8 \cdot 400}{8} = 400 \text{ GB/s}$$

bandwidth to the leaf.

For the leaf switch, we can use 32 of 64 ports to ingress from the SU. So for 32 nodes, we have

$$\frac{32 \cdot 400}{32 \cdot 8} = 400 \text{ GB/s}$$

leaf-to-node bandwidth.

For spine, we have $8 \cdot 16 \cdot 2$ cables between each SU and the spine, so the total is

$$\frac{8 \cdot 16 \cdot 2 \cdot 400}{8} = 12.8 \text{ TB/s.}$$

Each SU has 32 nodes, so again this is 400 GB/s spine-to-node.

Each spine has

$$\frac{64 \cdot 400}{8} = 3.2 \text{ TB/s}$$

bandwidth. So for 16 spine switches and 128 nodes, this is again

$$\frac{3.2 \cdot 16}{128} = 400 \text{ GB/s.}$$

2. For 2048, we can keep the SU structure, but we need 32 spines to match bandwidth. For pairs, we also have to reduce leaf-to-spine connections from 2 down to 1.

This obviously does not work with 4096 because we do not have more leaf ports, so we have to add a level.

We have 16 SUs now, and each SU has 8 leafs. If we use 128 spine switches and each SU is mapped to 8 spine switches, then each leaf has 4 links to each spine. This gives

$$\frac{8 \cdot 8 \cdot 4 \cdot 400}{8} = 12.8 \text{ TB/s}$$

per SU, which is still 400 GB/s per node and uses 32 ports on each spine.

Now we have 64 core switches, and each spine connects to 32 of these core switches. Because each SU has 8 spines, this gives

$$\frac{8 \cdot 32 \cdot 400}{8} = 12.8 \text{ TB/s,}$$

so we have correct bandwidth.

Pop Quiz 1:

$$T = \frac{2 \cdot 1024 \cdot 16384}{450 \times 10^9} \approx 75 \text{ } \mu\text{s.}$$

Pop Quiz 2:

$$T = \frac{B}{8W},$$

but for ragged it is

$$T = \frac{B}{16W}.$$

Pop Quiz 3:

For $Y < 8$, we have the Y axis sharded within a node. We are effectively doing an all-gather over 32 nodes, so

$$T_{AG} = \frac{2DF \cdot 31}{32 \cdot 400 \times 10^9}.$$

For $Y > 8$, the Y axis is sharded across nodes, and $X = 256/Y$, so we have to transfer across fewer nodes for each gather. Based on the formula, we have

$$T_{AG} = \frac{2DF}{Y \cdot 50 \text{ GB/s}}.$$

Quiz 4:

1. GPU sends $B/(MN)$ bytes to switch, so each node switch ingresses B/M bytes. It then egresses B/M bytes, then ingresses $B(M-1)/M$. Finally, it egresses

$$\left(B - \frac{B}{MN}\right)N$$

bytes. Total is B ingress and BN egress.

For a spine switch, we ingress

$$\frac{B}{M} \cdot M = B$$

bytes, then egress

$$\frac{B(M-1)}{M} \cdot M = B(M-1)$$

bytes.

2. GPU sends $B(N-1)/N$ bytes, so we ingress $B(N-1)$ bytes. Switch does sum and sends out $B/N \cdot N = B$ bytes egress. GPU does partial sum and sends B/N back, so total B ingress.

Finally, we send $B(N-1)/N$ to each GPU, egress of $B(N-1)$ bytes. Total ingress/egress is BN .

3. With the additional sharding, we will only ingress/egress BN/Y , so time will be

$$T = \frac{2DFN}{Y \cdot NW} = \frac{2DF}{YW}.$$

For multi-node, we cannot keep the Y shards separate, so we will have to egress B bytes and will not get the linear reduction with Y .

4. This is an entire SU with 32 nodes. We have $X = 4$, so 1 per SU, and total spine bandwidth is 25.6 TB/s bisection over 4 SUs, so 6.4 TB/s. This means time is given as

$$T = \frac{2DF}{6.4 \times 10^{12}}.$$

5. Within the node, the time is simply

$$T = \frac{7B}{8 \cdot 450 \times 10^9} = \frac{B}{514 \times 10^9}.$$

But because we only have to do 1 node hop, the time across nodes is

$$T = \frac{B}{2 \cdot 400 \times 10^9} = \frac{B}{800 \times 10^9}.$$

Quiz 5:

1. We have $2.25\times$ compute and $2\times$ the bandwidth, so within a node the roofline is about the same. Across nodes, the minimum batch size actually more than doubles.

2. (a) The parameters and optimizer use 700 GB. Each H100 has 80 GB DRAM, so we need at least 9 GPUs.

(b)

$$T = \frac{6 \cdot 70 \times 10^9 \cdot 15 \times 10^{12}}{990 \times 10^{12} \cdot 0.45} \approx 40 \text{ days}.$$

(c) Within a node, our bound is

$$\frac{F}{2200} = 13,$$

so we would stick to 8-way TP within 1 node.

3. (a) We could not just do 512-way DP because the model will not fit when sharded on 8.

(b) We will have 512-way ZeRO, which fixes memory, and our batch size is

$$\frac{4 \times 10^6}{4096} = 976,$$

which is much too small.

(c) With 8-way pipelining, each model shard is over 8 nodes, so bandwidth becomes 3.2 TB/s and roofline drops to 809. This is less than 976, so we can do this.

4. Batch sizes are:

model	batch size
16B	4096
70B	2048
314B	2048

We know we need about 2475 batch/GPU, so 16B automatically works. For 70B and 314B, we get $2\times$ and $8\times$ reductions in minimum batch size because of pipeline and TP, so we just need 1.2k and 300, which means all should be compute-bound.