

Lab 5 Report

Goal: The objective of this lab is to design complex arithmetic logic using Cadence.

Function:

Logarithmic multiplier performs multiplication of a pair of input numbers A and B by adding their logarithms as follows:

$$A*B=\log^{-1}(\log A+\log B)$$

Inputs:

A, B: 5-bit inputs to the multiplier.

Outputs:

M: Output from the multiplier

F: Overflow flag

Steps:

1. Made 5:32 decoder which is used for making log rom which is used to find the log values of the number to be multiplied.
2. 8 bit Carry look ahead adder designed using two 4 bit carry look ahead adder.
3. Designed -100 and -200 filters to reduce these values to the desired range i.e. the number above 100 are subtracted from -100 filter and numbers above 200 are subtracted from -200 filter and the numbers below 100 are just passed as it is to the antilog rom.
4. Designed a 6:64 decoder using 3:8 decoders which used make the antilog rom to find the antilog of the summation of two log numbers i.e. the numbers which are to be multiplied.
5. Assembled the individual circuits to design a final top level schematic.

Function of the circuit:

The two numbers to be multiplied are given to the two log rom to find the log of those numbers. These log values are then given to the carry look ahead adders to find the sum and carry of those log numbers. These values are given to the filters to get the values within the values within the desired range. These values are then passed to antilog rom to get the output which is approximately closed to the desired output.

Results:

Case1: a=7, b=9

When the inputs are 7 and 9 the output should be 63. When we give these as the input to the terminal, the output we get is 617 with flags as 010. Which mean there is a decimal point after 1 bit which indicates the result is 61.7 which is close to 63.

Case 2: $a=31$, $b=31$

When both the inputs are 31 the output should be 961. The output we get is 955 with flag bits as 001 which says that there is no decimal point and the result is valid.

Case 3: $a=0$, $b=0$:


When we give this as the input the answer we get is invalid as shown in the graph because \log of 0 is not defined.


Conclusion:

The multiplier we designed gives us outputs which are close to the desired result but not exact. This because of the rounding off that we did to reduce the number of values from 99 to 64. This gives us inaccuracies while using it in some applications where accurate results are required.

Question:

Multiplication being a repetitive method can be performed using adders. But the disadvantage of this is that if we are to multiply two large numbers, the number of bits that we would need to add would increase and that would in turn increase the delay.





5 input and gate

