Lab Report 6

Goal: The objective of this lab is to learn simple sequential logic circuit design. The circuit we designed is a 3-bit grey code counter using D-FFs. The counting sequence for grey code is 000, 001, 011, 010, 110, 111, 101, 100. Use D-FFs to implement the counter.

Specifications:

Inputs: Clock signal, D input of the FF

Outputs: 3bit Grey code outputs

Steps: (Refer prelab)

1. Designed a D-FF using universal logic gates,

1. Designed a state transition table for the grey code counter.

2. Made state transition table and truth table.

3. Designed a combinational logic circuit for D-input of the FF using the truth table and Boolean equations.

4. Provided the clock input to the FF and simulated the circuit in Cadence.

Conclusion:

This lab thought us how to design sequential logic circuit. It gave us the brief overview of what is finite state machine? What are the advantages of using FSM? How to design a Finite State Machine?

Questions:

1. What is Moore Finite State Machine (FSM)?

-> A Moore FSM's is a state machine whose outputs depends only on the present state. It consists of 6 parameters:

1. Finite set of states (S)

2. Start state (S_0)

3. Input alphabets (∑)

4. Output alphabets (π)

5. Transition Function (T): S*∑ -> S

6. An Output function (G): S -> π

2. What is Mealy FSM?

-> A Mealy FSM's is a state machine whose outputs depends on both its present state and present inputs. It consists of 6 parameters:

1. Finite set of states (S)

2. Start state (S_0)

3. Input alphabets (∑)

4. Output alphabets (π)

5. Transition Function (T): S*∑ -> S

6. An Output function (G): S -> π

Comparison:

A Mealy FSM has fewer number of states and hence is faster but it is not as reliable as Moore. Mealy reacts faster to inputs as compared to Moore. In fact, the output of Mealy changes as soon there is change in the input but the output of Moore changes when there is an edge triggered depending whether it's a positive edge trigger or negative edge triggered.


NAND
in
in
out
in2
NAND
in
in
out
in2
NAND
in
in
out
in2
Q
NAND
in
in
out
in2
clk
in
NOT
out
NAND
in
in
out
in2
NAND
in
in
out
in2
Data
NAND
in
in
out
in2
Q'


NOT
in
out
AND
in1
in2
out
OR
Data
clk
Q
Q'
edge_triggered_d_ff
Q0
Q0'
Q1
Q1'
Q2
Q2'
clk


clk
Q0
Q0'
Q1
Q1'
Q2
Q2'
C0
c=10f
C1
c=10f
C2
c=10f
C3
c=10f
C4
c=10f
C5
c=10f
clk
V1
v1:0
v2=1.8
tr=10p
gnd
gnd
vdd
V0
vdc=1.8
gnd


Applications Places System
Thu Oct 27, 7:42 PM Rohan Jhaveri
X2Go Log Off
X2Go Disconnect
Virtuoso (R) Visualization & Analysis XL
File Edit View Graph Axis Trace Marker Measurements Tools Window Browser Help
cadence
Layout: Auto
Workspace: Classic
Data Point
family
Lab1 Grey_code_counter_test_sce...
Transient Response
Name
Vis
/clk
/Q0
/Q1
/Q2
V (V)
2.0
1.5
1.0
.5
0.0
-.5
0.0
50.0
100.0
150.0
200.0
time (ns)
mouse L:
M:
R:
34(61)
no error