
Memory Vistualization

- Review how mem. vistualization works in normal o.s. without -2M.V

- virtual memory each process
gets own address space
- Every address that process sees
is fake


- e-g. read 1000 (not actual MRT 1000)

- All addresses of processes are 20k virtual addu. PHY



- Goal: translate vist address 1000 to physical address 20K

- Done via page tables.



- When is TLB populated? : Very first time we try to translate 1000 using page tables, we populate -Next time: direct from TLB. -> Problem: page tables can be very big.
processes: 64-bit address spaces imagine 1 entry for every vist page to phy page: Jot of entries: 32-bit address space: 168 PAGE TABLE - Pot of wemany iii veed it contiduous Hierarchical page tables.

- break one giant page table into

a hierarchy.

- we have a tree.

First few bits, index into first table. 800-1200 1/11/11/11 1600-2000-SPARSE

- only allocate on-demand. The e-9. 1600-2000 process nover user vist-adde in this large. Never allocate all tables. + saves lot of memory, (GB page table shrinks significantly + Each chunk 4×B in size. - Divide physical mem. into 4KB chunks & allocate LKB at a time - Increased overhead: 400% overhead - Read 4 locations to get address

.. TLB very important.
- computer very slow. - Lot of research in how big it smould be

only so many entires: now to increase sange, etc

- Recap: page tables: 3 levels,

Page table walk: hardware knows how to do this.

- There is agreement with software & hardware at to how a page table should look like.
- ... on read lovo, him first looks at TLB. If miss, him knows how to walk page tables, get the translation, put in TLB, read from men. I return to application. Register called <u>CR3</u> that points to

how many entries in TLB ?

Software TLB ?

* Page fault what happens? * malloc() what happens?

How to virtualize everything We don't have hardware. - technique called shadow Paging GUEST VIRT Guest Process: JM. 1000 GV-> GP 1000-9104 101 PHY 720H 50× WRITE PROTECT 1000-106 (TURN ALL MIW OF THEM READ-ONCY) GUESTVM MMV-720H 1000 - 20K TThis can be but correctly. quest Halled 7520001 Shadow page table)

- um var et omn non of hardware: it thinks it is sunving on hardware.
 - Guest Physical: Physical address as seen by the quest.
- -Process inside quest sees 1,000, 0.s. inside quest sees 10 x FAKE
- Actual NIW sees 20K
- To read 1,000 from physical hlw, ne need to translate 1,000 to

· GUEST VIRT -> HOST PHY

- Every time quest tries to write to
 page tables con a page fault),
 page tables con a page fault),
 a trap will be generated t

 mm will ensure that its page fables are in sync with quest's page tables.
- We are able to intercept each change to page table in VMg & add entires in chadow page tables.
- e.g. Guest Process: Read 1000: h/w will try to read TLB & miss.

- CP3 points to shadow page table.
 - Inside GUEST, there is GUEST CR3
 - Not able to find entry: FAULT

VMM SENDS PAGE FAULT EXCEPTION to quest.

- Grest thinks that it tried to walk ite omn page tables & didn't find translation.
- -> Cruest wants to add translation.
- -> tries to map 1000-> lok, 4 traps. Because it is write protected. - cannot write.
- umm gets trap, expected. Allocates actual page, adds 1000-320 K in PTE & then add 1000-310K in QUEST PTE
- To the GUEST: entry is present, succeeded. re-execute read 1000, morts!

Translation betw GUEST PHY -> HOLT PHY Somewhere else.

HARDWARE SUPPORT Extended Page Tables $GV \rightarrow GP$ $1000 \rightarrow 10 \leftarrow$ 1000 GV-) HP ID. for each V-M-No fushing GUEST Evitching VM MULA New POOT EPTROOT. This reg is what MIN ASSISTED

- New Register which points to root of extended page tables
 - Case 1: Hit in TLB: No problem, prog. can continue.
 - Case 2: Miss in TLB. Interesting call - Go to guest CR3
 - Do hardware page walk at quest.
 - Every address is quest PHY. (ne cannot directly access its memory location)
 - Mardware knows what to do. It will look for
 - translation of GP address.
 Goes to umm, EPT ROOT, do a hardware walk for 244
 - gets data, reads it I that data has the root GP adds of vext leveliz bode gir. 2004-

- etc. figure.

- more nort than shadon page - For every entry in Guest P.T. hierarchy, full hærdmare malk in vmm. -e-g. n levels in quest p.T. hierarchy n levels in vmm p.T. hierarchy. Nx(n+1)+v Ltt of memory accesses.

 - more memory accesses, but simpler for goftware - No trap required. - 0.5. in shadow pat. requires trap. - when shadow P.T. are get up, shadow page tables faster cost to All TLB is costlier in * only one EPT per guest VM & csince it maps &P > HP)
 - e-q. Le vous with 10 processes each:

280 page tables for Shadow P.T.

44 page tables for EPT case.

- EPT: Reducing memory sequisement
at the cost of more computations

more memory accesses. I

for Simplicity of software.