
- Do as team of 2 (both people submit to dropbox, but include names in code as comment)
- You will not get it done this period (no way)
- You need to finish the implementation over weekend
  - There is no video quiz Monday so use that time
- Monday we will verify via "golden" test vectors for stimulus and response

- In HW2 you did a couple of problems (saturate.v and duty.v) that relate
  to the calculations necessary for balance control. We will complete
  those calculations in a block called balance\_cntrl.sv.
- The lion's share of this block is implementing the PID math to control balance, but it also incorporates the difference in the load cell readings to effect steering, and some shaping of the desired torque to compensate for deadband of DC motor.
- The next 6 slides describe the math in detail, 5 of them pictorially and one verbally.
- You should code it as you see it, however, it should be coded flat in a single file using dataflow Verilog.
- There is no need for hierarchy or sub-blocks in balance\_cntrl.sv. It is shown as 5 slides because you can't wedge that much information into a single .ppt slide.
- A shell balance\_cntrl.sv is provided on the webpage. Start with that!

### PID Math (The P of PID (Proportional))




The  $P_{term}$  is the simplest of the terms to generate. All you need to do is saturate **ptch** into a 10-bit signed number and multiply it by P\_COEFF. You need to ensure you infer a signed multiplier, which means both operands need to be signed (\$signed(P\_COEFF)) and the result it is assigned into (**ptch\_P\_term**) must be of type signed.

P\_COEFF should be a localparam so it could be easily changed.

The saturated error term (ptch\_err\_sat) will also be used in both the I and D portions of the calculations.

### PID Math (The I of PID (Integral))




The primary function of the  $I_{term}$  is quite simple. On every **vld** reading from the inertial sensor the saturated version of pitch error (**ptch\_err\_sat**) is accumulated into an 18-bit accumulator register. We then use the upper bits ([17:6]) of this accumulator to form our  $I_{term}$  that summed with our  $P_{term}$  and  $D_{term}$  to form PID\_cntrl.

When the rider steps off the "Segway" it is possible the  $I_{term}$  was kind of "wound up". We don't want the "Segway" ramming them or running away after they step off, so we clear the integrator on **rider\_off**.

We don't want to let the integrator roll over (either beyond its most positive number or it most negative number. The easiest way to accomplish this is two inspect the MSBs of the two numbers being added, if they match, yet do not match the result of the addition then overflow occurred. If overflow occurs we simply freeze the integrator at the value it was at last which must have been pretty close to a full positive or negative number.

### PID Math (The D of PID (Derivative)




For us  $\Delta t$  is related to the sample rate of the inertial sensor (two **vld** readings). So our derivative is simply proportional to the current reading of **ptch\_err\_sat** minus a stored sample from two readings ago. There is no reason to divide by  $\Delta t$  since it is a constant and we need to scale the number anyway. This result is saturated to a 7-bit number and then scaled by a coefficient (D\_COEFF) implemented as a **localparam** that we will set to 6'h14 for now.

The following list is a verbal step by step of what is presented in the previous slides. Compare it directly to the dataflow diagrams of the previous three slides and see if it "jives" in your mind.

- 1. Saturate the incoming signed 16-bit ptch measurement to a 10-bit signed number, call it **ptch\_err\_sat**
- 2. Infer a signed multiplier to produce a 15-bit product called **ptch\_P\_term**
- 3. Infer an 18-bit wide asynch cleared register called **integrator**.
- 4. This register will by synch cleared by a signal called rider\_off.
- 5. Most of the time this register will recirculate its contents, but under the case of a **vld** reading from the inertial sensor, and no overflow it will update to **integrator** + SE<sub>18</sub>(**ptch\_err\_sat**).
- 6. In the above step  $SE_{18}$ () referred to sign extending to 18-bits. Overflow referred to an overflow in the addition.
- 7. Bits [17:6] of integrator will be used as the  $I_{\text{term}}$

- 8. By inferring two registers make a 2-deep queue that creates a delayed version of **ptch\_err\_sat**. This queue should "shift" on **vld** readings from the inertial sensor. Call the output of the 2<sup>nd</sup> delay register **prev\_ptch\_err**
- Subtract prev\_ptch\_err from the current value ptch\_err\_sat to form ptch\_D\_diff
- 10. Saturate this 10-bit signed number to form a 7-bit number.
- 11. Multiply (signed) this 7-bit number by a localparam called D\_COEFF to form a 13-bit signed number called **ptch\_D\_term**.


### PID Math (Putting it all together)



We sum the 3 terms together to form **PID\_cntrl**[15:0]. Then if steering is enabled then 1/8 the difference between left and right load cells is subtracted/added to form a differential drive.


The resulting terms (**Ift\_torque/rght\_torque**) represent the torque we desire for each motor to apply to the wheels. Next we need to compensate for the nasty deadband DC motors have in their torque vs applied voltage.

### DC Motor Dead Band (need for MIN\_DUTY\_CYCLE & High



Shown is a graph that represents the torque of a DC motor  $(\tau)$  vs the voltage applied to the terminals of the motor  $(V_{motor})$ . Notice the "dead band" in the middle? For example, we are using 24V motors, but they cannot overcome their own internal friction from -11.5V to +11.5V. With a voltage magnitude that exceeds 11.5V the torque & speed increases linearly with voltage.


Imagine the havoc this deadband is going to cause for our control system if we do not compensate for it.



We will scale/shape our desired torque to compensate for the DC motors dead zone and compress it into a small range of desired torques: (-LOW\_TORQUE\_BAND,LOW\_TORQUE\_BAND).

When: |desired\_torque| < LOW\_TORQUE\_BAND we are in the steep part of the compensation and will scale the desired\_torque by GAIN\_MULTIPLIER (much greater than unity). When |desired\_torque| ≥ LOW\_TORQUE\_BAND desired\_torque will not be scaled up, but will have MIN\_DUTY\_CYCLE added to it if it is positive, or subtracted if it is negative.

### Shaping Desired Torque to form Duty



(A skeleton **balance\_cntrl.sv** is given in exercise folder)

Signal Name:	Width:	Dir:	Description:
clk, rst_n	1	in	Clock and active low asynch reset.
vld	1	in	Indicates when new inertial reading is valid
ptch	[15:0]	in	Actual pitch (front/back tilt) of the platform. Desired pitch is always zero (flat) so this actually represent error.
ld_cell_diff	[11:0]	in	Signed difference (left – right) of load cells. This determines steering input.
lft_spd, rght_spd	[10:0]	out	Unsigned motor speed for left and right motors
lft_rev, rght_rev	1	out	Direction motor is to run. 1 → reverse
rider_off	1	in	Pulsed high for one clock cycle when rider steps off. This clears the integrator of the PID.
en_steer	1	In	Enable steering when high by subtracting/adding Id_cell_diff in left/right motor speeds

 Implement balance\_cntrl.sv with the above signal interface. The next few slides discuss testing it.

#### **Exercise 14** (Balance Control Math)(Initial Testing):

- We will perform two tests on balance\_cntrl math.
  - The first test (**balance\_cntrl\_dbg\_tb.v**) is a functional test that is easier to debug, but not thorough.
  - The second test will apply 1000 vectors of random stimulus. It is more thorough but very difficult to debug if an error is found.
- The first testbench (**balance\_cntrl\_dbg\_tb.v**) is provided for you. Run your DUT against this testbench and debug in preparations for Monday's class.
- For the 2<sup>nd</sup> testbench stimulus and "golden" response vectors are provided, but you will make the testbench. This is Monday's exercise.
- **balance\_cntrl\_dbg\_tb.v** code is commented fairly well with what it is trying to test. Look at the comments when debugging your code. This code running perfectly does not ensure your DUT is good.

Exercise 14 Part II Next:

Random Testing

- You will test your **balance\_cntrl.sv** unit using stimulus and expected response read from a file. In the HW4 folder on the website you will find **balance\_cntrl\_stim.hex** and **balance\_cntrl\_resp.hex**. These represent stimulus and expected response.
- For balance\_cntrl\_stim.hex the vector is 32-bits wide and is assigned as follows:

Stimulus Bit Range:	Signal Assignment:
stim[31]	rst_n
stim[30]	vld
stim[29:14]	ptch
stim[13:2]	ld_cell_diff
stim[1]	rider_off
stim[0]	en_steer

 There are 1000 vectors of stimulus and response. Read each file into a separate memory using \$readmemh.  For balance\_cntrl\_resp.hex the vector is 24 bits wide and is assigned as follows:

Stimulus Bit Range:	Signal Assignment:
resp[23]	lft_rev
resp[22:12]	lft_spd
resp[11]	rght_rev
resp[10:0]	rght_spd

- Create a testbench to apply the stimulus and check the results. Call it balance\_cntrl\_chk\_tb.v
- Loop through the 1000 vectors and apply the stimulus vectors to the inputs as specified.
   Then wait till #1 time unit after the rise of clk and compare the DUT outputs to the response vector (self check). Do all 1000 vectors match?

Submit balance\_cntrl.sv, balance\_cntrl\_chk\_tb.v to the dropbox

#### Exercise 14 balance\_cntrl\_chk\_tb.v Hints:

- Instantiate DUT (balance\_cntrl.sv) connecting all the inputs to the respective bits of a 32-bit wide vector of type **reg**.
- Declare a "memory" of type **reg** that is 32-bits wide and has 1000 entries. This is your stimulus memory
- Declare a "memory" of type reg that is 24-bits wide and has 1000 entries. This is your expected response memory
- Inside the main "initial" block of your testbench do a **\$readmemh** of the provided .hex files into the respective "memories"
- Start **clk** at zero and toggle it every #5 time units the way we often do
- In a **for** loop going over 1000 entries assign an entry of the stim memory to the stim vector that drives the DUT inputs
- Wait for @(posedge clk), then wait for #1 more time unit. Now check, do DUT outputs match the respective bits of the response vector?

## Loading Memory Data From Files

- This is very useful (memory modeling & testbenches)
  - \$readmemb("<file\_name>",<memory>);
  - \$readmemb("<file\_name>",<memory>,<start\_addr>,<finish\_addr>);
  - \$readmemh("<file\_name>",<memory>);
  - \$readmemh("<file\_name>",<memory>,<start\_addr>,<finish\_addr>);
- \$readmemh → Hex data...\$readmemb → binary data
  - But they are reading ASCII files either way (just how numbers are represented)

```
// addr data
@0000 10100010
@0001 10111001
@0002 00100011
```

```
example "binary" file
```

```
// addr data
@0000 A2
@0001 B9
@0002 23
example "hex"
file
```

```
//data
A2
B9
23
address is optional
for the lazy
```

# Example of \$readmemh

```
module rom(input clk; input [7:0] addr; output [15:0] dout);
reg [15:0] mem[0:255]; // 16-bit wide 256 entry ROM
reg [15:0] dout;
initial
 $readmemh("constants",mem);
always @(negedge clk) begin
 // ROM presents data on clock low //
 dout <= mem[addr];</pre>
end
endmodule
```