


NAME: ADITYA DHANARAJ KUNDU

COMPUTER ORGANISATION & ARCHITECTURE

YCS 4001



SPIM → Spam Over Instant Messages

The newest version of SPIM is called QTSPIM. It runs on MS Windows, Macintosh, Linux.

• How to install SPIM MIPS simulator? → Million Instructions Per Second

⇒ Go to Google and directly install it. It contains console and...

- ① Run the program from beginning to end? (via the play/continue button)
- ② Step through the program one line at a time. (F10) (Run = F5) ←
- ③ Run the program until you reach a breakpoint, it is set by right click.
- ④ There are 3 primary sections in QTSPIM.

① Register Panel ② Memory Panel ③ Message Panel

The Register Panel shows the content of all the MIPS registers, there are two tabs in this panel. → ① floating point register ② integer register.

The integer register include the general purpose registers ($R_1 - R_{31}$) along with special purpose register

Memory Panel: The memory panel has 2 tabs data and text. The text tab shows the content of the program memory space from left to right. This includes, ① The memory address of an instruction in hexadecimal. ② The content of that memory address in hexadecimal. in binary form.

This is the actual MIPS instruction that the processor runs.

③ The human readable assembly language instruction using the hardware registered number.

⑦ The assembly language program using symbolic register names and memory address symbols.

Place 05 in register B.

MVI B, 05
HLT

2000	06
2001	0C
2002	96

A	
B	C
D	E
H	L

Pipeline Problem

Q. ① Consider a pipeline having 4 stages with duration 60, 50, 90, 80 ns. Given latch delay is 10 ns. Calculate i) pipeline cycle time ii) Non-pipeline execution time iii) Speed up ratio iv) pipeline time for 1000 tasks v) Sequential time for 1000 tasks vi) throughput for pipelined execution.


Soln: Non-pipelined execution time = $(60 + 50 + 90 + 80) = 280$ ns.

Pipeline cycle time = Maximum delay due to any stage + delay due to register (latch delay)
 $= \text{Max} \{60, 50, 90, 80\} + 10 \text{ ns} = 90 + 10 = 100 \text{ ns}$

Speedup = $\frac{\text{Non-pipeline execution time}}{\text{pipeline execution time}} = \frac{280}{100} = 2.8$

pipeline time for 1000 tasks:

pipeline cycle count for N tasks (m no. of stage) (cycles)
 $= m + (N-1) \times 1$
 $= m + N - 1$
 $= 5 + 1000 - 1 = 1004$



• Multiply two numbers using Booth algorithm.

$$(-7)_{10} \times (3)_{10} = (21)_{10}$$

Sequence Count = no. of

bits = no of cycles.

∴ here no of bits = 4

∴ SC = 4

Ans: $M \rightarrow (-7)_{10} = (0111)_2$ { Multiplicand }

$Q \rightarrow (3)_{10} = (0011)_2$ { Multiplier }

$-M =$ in 2's Complement = 0111

1's Comp = 1000

+1

1001 $\rightarrow -M$

AC

Q

Q_{-1}

Operation

① 0000

0011

0

①

AC = AC - M

= 0000

1001
1001

1001

0011

0

② Arithmetic right shift

② 1100

1001

1

for 11/00, A.R.S

Arithmetic Right Shift

③ 0101

0100

1

① AC = AC + M

1110

+ 0111
0101

0010

1010

0

② ARS

④

0001

0101

0

ARS

\rightarrow Answer,

16 8 4 2 1

$$(00010101)_2 = (21)_{10} \quad \therefore (0111)_2 \times (0011)_2 = (00010101)_2$$

$$(-7)_{10} \times (3)_{10} = (21)_{10} \quad \underline{\text{Ans}}$$

• Multiply -7 and +3 with Booth algorithm.

$$M = (-7) = 1001$$

$$-M = (7) = 0111$$

$$Q = (3) = 0011$$

$$\begin{array}{r} 0111 \\ 10 \rightarrow 1000 \\ \hline +1 \\ 20 \rightarrow \underline{1001} \end{array}$$

<u>AC</u>	<u>Q</u>	<u>Q₋₁</u>	<u>Operation</u>
0000	001 <u>1</u>	<u>0</u>	initialise
0111	0011	0	AC = AC - M
0011	100 <u>1</u>	<u>1</u>	ARS
0001	110 <u>0</u>	<u>1</u>	ARS
1010	1100	1	AC = AC + M
1101	011 <u>0</u>	<u>0</u>	ARS
1110	1011	0	ARS

→ Answer in 2's Complement,

$$\begin{array}{r} 11101011 \\ 10 \rightarrow 00010100 \\ \hline +1 \\ 00010101 = \overset{16}{0}\overset{8}{0}\overset{4}{0}\overset{2}{1}\overset{1}{0}1 = (-21)_{10} \end{array}$$

Ans

• Multiply -7×-3 in Booth algorithm.

Ans: $M = (-7) = \underline{1001}$

$-M = (7) = \underline{0111}$

$Q = (-3) = \underline{1101}$

$$\begin{array}{r} 0111 \\ 1000 \\ \hline 1001 \end{array} \begin{array}{r} 0011 \\ 1100 \\ \hline 1101 \end{array}$$

AC	Q	Q ₋₁	Operation
① 0000	110 <u>1</u>	<u>0</u>	initialise
0111	1101	0	AC = AC - M
0011	111 <u>0</u>	<u>1</u>	ARS
② 1100	1110	1	AC = AC + M
1110	011 <u>1</u>	<u>0</u>	ARS
③ 0101	0111	0	AC = AC - M
0010	101 <u>1</u>	<u>1</u>	ARS
④ 0001	010 <u>1</u>	1	ARS

→ Answer

$(00010101)_2 = (21)_{10}$ Ans

Restoring data algorithm (Slow algorithm) :-

17 ÷ 3, 17 is dividend
3 is divisor

here C & AC are considered together.

Q → (17) = 10001, M → (3) = 000011 n+1 bits to match extra borrow bit.


-M = (-3) = 111100 = 111101

Sequence Count = 5 as {n=5}

C	AC	Q	Operation
0	00000	10001	initialise
① 0	00001	0001	L.Shift
① 1	11110	00010	C.AC = C.AC - M
As C=1 so,			Restore
0	00001	00010	C.AC = C.AC + M
② 0	00010	0010	L.Shift
① 1	11111	00100	AC = AC - M
			AC = AC + M
③ 0	00100	0100	Lshift.
0	00001	01001	AC = AC - M
④ 0	00010	1001	LS
① 1	11111	10010	AC = AC - M
			AC = AC + M

5) 0 00101 0010

0 00010 00101



0 00010 00101

Remainder $(00010)_2 = (2)_{10}$

LS
 $AC = AC - M$

$$\begin{array}{r} 000101 \\ 111101 \\ \hline 000010 \end{array}$$

Quotient $(00101)_2 = (5)_{10}$