Roll NU > IC2K1749 Frewell HO -> DX1700998 Clouds -> MCA III Som Sec B Subject -> Computer Anchitecture Date - 15/01/2021 Friday I sumple pouvoissons a task is executed in set of instructions which involved Iread becom memory, performing an arribhmatic write to memory lougister. Pipelining is intereduced to suchieve multitasking in single processor systems. Ripebing is the perocus of accumulating instruction averagement of hordware elements of the CPO such that is overall performance is increased. In Execution of multiple operation can be done at the pane time in a pipelined processor.

ICAKI749 Dwanklude Super pipelining Super Scalan pyselining is dynamic i essue style 20 Instruction is sue 2. I issues one juston 2. Instruction issue gale 2 Enstruction issue 3. Dividles long laterry 3. Dynamically isolutry estages of a pipeline into multiple instruction Derveral Shoulter stages 14. It effects on clock
cycle time of equation 4. It effects one Oriven jipeline latency = 3 ns, 9 ns, 4 ns, 8 ns and 2 ns

Non latency is 9 ns. {all, latencies are cleaved within 9 mis). Total cycle to time of rundting puccesson - Max laterry + pipept pipeline latch delay