

(A Constituent College of Somaiya Vidyavihar University) **Department of Computer Engineering**



Course Name:	Digital Design Laboratory	Semester:	III
Date of Performance:	17/07/2023	Batch No:	A2
Faculty Name:	Dr. Kiran Ajetrao	Roll No:	16010122041
Faculty Sign & Date:		Grade/Marks:	/25

Experiment No: 1

Title: Study of Basic Gates and Universal Gates

Aim and Objective of the Experiment:	
Understand Basic Logic Gates and Universal Gates	

COs to be achieved:

CO1: Recall basic gates & logic families and binary, octal & hexadecimal calculations and conversions.

Tools used:	
Trainer kits	

Theory:

Logic gates are electronic circuits that perform logical operations on one or more input signals to produce an output signal based on a set of logical rules. Logic gates can be classified into the following categories:

1. Basic Gates:

- a. AND Gate: The AND gate produces a high output (1) only when all of its inputs are high (1).
- b. OR Gate: The OR gate produces a high output (1) if any of its inputs is high (1).
- c. NOT Gate (Inverter): The NOT gate produces the logical complement of its input. It takes a single input and produces the opposite value as the output.

2. Derived Gates:

- a. NAND Gate: The NAND gate is a combination of an AND gate followed by a NOT gate. It produces the inverse of the AND gate's output. It outputs a low (0) only when all of its inputs are high (1).
- b. NOR Gate: The NOR gate is a combination of an OR gate followed by a NOT gate. It produces the inverse of the OR gate's output. It outputs a high (1) only when all of its inputs are low (0).
- c. XOR Gate (Exclusive OR): The XOR gate produces a high output (1) when the number of high inputs is odd. It outputs a low (0) when the number of high inputs is even.
- d. XNOR Gate (Exclusive NOR): The XNOR gate produces a high output (1) when the number of high inputs is even. It outputs a low (0) when the number of high inputs is odd.

3. Universal Gates:

NAND and NOR gates are considered universal gates because any logic function can be implemented using only NAND gates or only NOR gates. This means that with a sufficient number of NAND or NOR gates, you can create circuits that can perform any logical operation.

Semester: III Academic Year: 2023-24 Roll No: 16010122034




(A Constituent College of Somaiya Vidyavihar University) **Department of Computer Engineering**




Implementation Details

1. **AND Gate**: Y = ABC...N

Symbol:



Pin Diagram:



Truth Table:

Inp	uts	Output
A	В	Y
0	0	0
0	1	0
1	0	0
1	1	1

2. **OR Gate**: Y = A+B+C+...+N


Semester: III Academic Year: 2023-24




(A Constituent College of Somaiya Vidyavihar University) **Department of Computer Engineering**







Pin Diagram:



Truth Table:

Inpu	ts	Output
A	В	Y
0	0	0
0	1	1
1	0	1
1	1	1

Semester: III

3. **NOT Gate**: $Y = \overline{A}$

Symbol:


Digital Design Laboratory


Academic Year: 2023-24 Roll No: 16010122034




(A Constituent College of Somaiya Vidyavihar University) **Department of Computer Engineering**







Pin Diagram:



Truth Table:

Input A	Output Y
0	1
1	0

4. NAND Gate: $Y = \overline{AB...N}$

Symbol:

Digital Design Laboratory


Semester: III Acade

Academic Year: 2023-24 Roll No: 16010122034




(A Constituent College of Somaiya Vidyavihar University) **Department of Computer Engineering**





Pin Diagram:



Truth Table:

Inp	uts	Output
A	В	Y
0	0	1
0	1	1
1	0	1
1	1	0

5. NOR Gate:
$$Y = \overline{A + B + ... + N}$$

Symbol:


Digital Design Laboratory


Semester: III Academic Year: 2023-24




(A Constituent College of Somaiya Vidyavihar University) **Department of Computer Engineering**










Pin Diagram:



Truth Table:

Inp	uts	Output
A	В	Y
0	0	1
0	1	0
1	0	0
1	1	0

6. **XOR Gate**: $Y = A \oplus B$


Symbol:

Semester: III Academic Year: 2023-24




(A Constituent College of Somaiya Vidyavihar University) **Department of Computer Engineering**





Pin Diagram:



Truth Table:

Inpu	ts	Output
A	В	Y
0	0	0
0	1	1
1	0	1
1	1	0

7. **XNOR Gate:**
$$Y = \overline{A \oplus B} = A \odot B$$


Symbol:

Semester: III Academic Year: 2023-24




(A Constituent College of Somaiya Vidyavihar University) **Department of Computer Engineering**





Pin Diagram:



Truth Table:

Inpu	nts	Output
A	В	Y
0	0	1
0	1	0
1	0	0
1	1	1

Implementation Using NAND Gate


NOT GATE

Semester: III Academic Year: 2023-24




(A Constituent College of Somaiya Vidyavihar University) **Department of Computer Engineering**






AND GATE



OR GATE



Implementation Using NOR Gate

NOT GATE

Digital Design Laboratory


Semester: III Academic Year: 2023-24




(A Constituent College of Somaiya Vidyavihar University) **Department of Computer Engineering**

2






AND GATE



OR GATE



Semester: III

Post Lab Subjective/Objective type Questions:

1. Implement the Boolean function using NAND gates and NOR gates F=A'B + AB'


e

Academic Year: 2023-24



(A Constituent College of Somaiya Vidyavihar University) **Department of Computer Engineering**





Digital Design Laboratory


Semester: III

Academic Year: 2023-24 Roll No: 16010122034



(A Constituent College of Somaiya Vidyavihar University) **Department of Computer Engineering**





Conclusion:

In conclusion, this experiment provided an invaluable hands-on experience in comprehending the fundamental concepts of logic gates and universal gates.

We began by delving into the realm of basic logic gates, unraveling the operations of AND, OR, NOT, NAND, NOR, and XOR gates. Through practical experimentation, we witnessed firsthand how these gates can be used to manipulate binary information, laying the foundation for more complex digital circuits.

Furthermore, our exploration extended to universal gates, where we discovered their unique ability to perform any logical operation when properly interconnected. This versatility highlighted the importance of universal gates as pivotal components in digital circuit design.

Semester: III

Signature of faculty in-charge with Date:

Academic Year: 2023-24