

# STEPS FOR STANDARD CELL DESIGN

①


STEP 1 : Layout XL  $\Rightarrow$  New File  $\Rightarrow$  Cell name  $\Rightarrow$  "OK"

STEP 2 : Connectivity  $\Rightarrow$  All From Source

$\Downarrow$  Generate Layout

ensure I/O Pins made to Metal

$\Downarrow$   
"OK"



NOTE : Press "SHIFT + F" to Show

STEP 3 : Delete the PR boundary and Generate Track Pattern

Create  $\Rightarrow$  ~~P&R object~~  $\Rightarrow$  Track Patterns

Layer : Metal 1

no of Tracks : 12

Direction : Horizontal

"click update"

Spacing : 0.900

Begin offset : 0.450



do the same again

Layer : Metal 2

Direction : Vertical

Spacing : 0.90

Begin offset : 0.450

no of Tracks : 12


" click update "

" close "

Layer	Direction	Spacing	Begin offset	no of Tracks
Metal 1	Horizontal	0.900	0.450	12
Metal 2	Vertical	0.900	0.450	12

Should look like this

⇒ Guide ⇒ Tracks



Should look like this

blue

red




#### STEP 4: LABELS

click L  $\Rightarrow$  Label (Pattern) { A z VDD GND }

click on the appropriate Pins to label them.

#### STEP 5: Place Via

use K for Scale  $\Rightarrow$  Start Bigin  $\Rightarrow$  measure 10.8 and press




"Press 0"  $\Rightarrow$  VDD  $\rightarrow$  use MI-Nwell  
GND  $\rightarrow$  use MI-Psub

#### STEP 6: ALIGN NMOS and PMOS

"click A"  $\Rightarrow$  Select the object  $\Rightarrow$  click where to align



ensure we place the nmos/pmos as shown




[always place via, pins, etc on a cross point and not alone.]

### STEP 7: FIXING METAL LAYER

⇒ check left-bottom side ⇒ click on Valid ☒ ⇒

choose Metal 1

"click R" ⇒ Drag and draw a rectangle







channel height = 0.9  
width = 3.6

②

⇒ now we need to align it



ensure we keep the alignment by passing A




then place it as shown at 10.8 and 0 respectively

STEP 8: Connect Poly, VDD, GND, and Z

we need to connect the respective layers by

"clicking P" and then connecting





Click P  $\Rightarrow$  then press ①  $\Rightarrow$  Connect to ②

Similarly Connect



③  $\rightarrow$  ④

⑤  $\rightarrow$  VDD and ⑥  $\rightarrow$  GND

Ensure that they align perfectly and no mis-match


### STEP 9: Place Pins

when placing, ensure at a cross-point



"Click A"  $\Rightarrow$  click at center of Pin  $\Rightarrow$  Place right at the center of via





Assist

we can use this assistant to check for unconnected pins.

do ensure VDD, GND, A, Z are all placed at cross-points which also includes aligning via.


STEP 10: Creating PR boundary

In the search bar  $\Rightarrow$  Pr boundary  $\Rightarrow$  click and draw using A  $\Rightarrow$  Select Es press S


height = 10.8 [

width = 3.6





"Press A"  $\Rightarrow$  click here at ①  $\Rightarrow$  Place at the Begin  
 $\Rightarrow$  If placed correctly we will see a good overlap.




### STEP 11: Create Nwell

Similarly search for Nwell (choose draw one)  
 and draw using a.

height = 7.2	$\rightarrow$ for Nwell
width = 4.5	





The 0.9, 0.45 should be taken from PR boundary

→ PR boundary

Align the nwell as shown to complete the whole layout.

RUN DRC, LVS and Assura to get the Av extracted file.