


```
' timescale 1ns/1ps
```

```
module router #(
```

```
parameter Depth =  
width = )
```

```
( input clk, resetn, soft-reset, lfd.state,  
[width-1:0] data.in, wr.en, rd.en,  
output reg [width-1:0] data.out,  
empty, full );
```



```
reg [width:0] memory [0:Depth - 1]
```

we added 1 extra bit while receiving to  
distinguish header segment from payload &  
parity. 9<sup>th</sup> bit : 1 → header

$0 \rightarrow \text{payload / parity}$ .

local param addr-width = \$clog<sub>2</sub>(Depth);

reg [addr-width-1:0] count;

- to track total no of items in FIFO

- it's (addrWidth + 1) bit, so we can actually count till Depth

- i.e. to count 64, we need 7 bit

using 6 bits we can atmax count 63.

reg [addr-width-1:0] rd-ptr, wr-ptr;

reg [5:0] pkt-count;

- our header bit from bit 2 to 7 (6 bits) contains the count for length of packet so taken 6 bit pkt count size.

reg temp-ltd;

we are registering ltd (load first data)

because it's coming from another module (FSM), so need to be synchronized.

assign empty = (count == 0);

assign full = (count == Depth);


wire do-write = wr-en & & ! full;  
wire do-read = rd-en & & ! empty;

always @ (posedge clk)

reset : temp.lfd  $\rightarrow$  0

else : temp.lfd  $\leftarrow$  lfd-state

lfd state is high when first data byte of a packet (header) is being loaded, so that header can be handled specially.



always @ (posedge clk)

doWrite : memory[wptr]  $\leftarrow$  {temp.lfd, data-in}

so in our memory 9<sup>th</sup> bit is to represent whether it's header or payload/permit).

always @ (posedge clk or negedge reset\_n)

| Standard pointer (rd, wr, & count)

increment logic

- ↓
- case 1 : (!reset'n || soft reset)
  - case 2 : (do write && !do read)
  - case 3 : (!do write && do read)
  - case 4 : (do write && do read).

always @ (posedge clk)

!resetn : data\_out <= 8'd0 ;  
pkt\_count <= 0;

soft reset : data\_out <= 8'dz ;  
pkt\_count <= 0 ;

do read : data\_out <= memory [rd\_ptr][7:0]

output only 8 bit data

if (memory[rd\_ptr][8]) :

looking for header

pkt\_count <= memory[rd\_ptr][7:2]  
+1'b1

1 entry for parity bit

if (pkt\_count != 0)

pkt\_count <= pkt\_count - 1;

if (pkt\_count == 1 && do read)

if  
else  
if

data\_out <= 8'b2

no need to output parity bit.

endmodule