

# FSM for Roeter



## Decode Address

- ↳ initial reset state
- ↳ signal detect-add is asserted, which is used to detect an incoming packet. (~ used to latch first byte as header byte)

## Load First Data

- ↳ signal lfd-state is asserted, which is used to load first data byte to FIFO.
- ↳ Signal busy is asserted
- ↳ It changes to state Load-Data. unconditionally

## Load Data

- ↳ signal ld-state is asserted, which is used to load or unload data to FIFO

- ↳ Signal busy is deasserted
- ↳ Signal write-en-reg is asserted, which is used to write Packet Information (Header + Payload + Parity) to the selected FIFO
- ↳ state changes to Load Parity when pkt-valid is low  $\rightarrow$  & FIFO-full when FIFO is full.

## Load - Parity

- ↳ In this state Last Byte is latched (parity Byte).
- ↳ state changes to Check - Parity - Error unconditionally
- ↳ signal busy is asserted, so that router doesn't accept new data.  
& write-en-reg is also asserted.  
for latching the parity byte to FIFO

## FIFO full state

↳ signal busy is made high & write-end-reg is made low & full-state is also asserted

## Load After Full

↳ signal laf-state is asserted, which is used to latch the data after FIFO-full-state.

↳ signal busy & write-end-reg is asserted

↳ If signal parity done is high, then goes to decode address.

↳ else look for low-packet.valid, if high then goes to Load Parity otherwise goes to Load Data state

## Wait till Empty

↳ signal Busy is made High & write\_enb-  
reg is made low

## Check Parity Error

↳ Busy is asserted

↳ checks for FIFO full and goes to  
decode address & FIFO.full.state  
accordingly.

↳ signal rst\_int\_reg is generated,  
which is used to reset low\_paket  
\_valid signal

→

```
module router-fsm( input clk, resetn,  
packet valid,  
input [1:0] data-in,  
input fifo-full, fifo-empty 0/1/2  
input soft reset 0/1/2, parity done,  
low packet valid
```

```
output write_enb-reg, detect-odd,  
ld-state, lsf-state, lfd-state,  
full-state, rst-int-reg, busy);
```

parameter decode address = 4'b0001  
wait till empty = 4'b0010  
load first data = 4'b0011  
load data - 4'b0100  
load parity = 4'b0101  
fifo-full.state = 4'b0110  
load after full = 4'b0111  
check parity-error = 4'b1000;

parametrised all states.

reg [3:0] present state, next state;

reg [1:0] temp;

to synchronize data-in.

always @ (posedge clk)

else if (

- ! reset : temp <= 2'b0;
- detect add : temp <= datain.

always @ (posedge clk)

! reset : present-state <= decode address  
on hard reset, back to initial state

else if ( softrst0 && temp = 2'b00 ||  
softrst1 && temp = 2'b01 ||  
softrst2 && temp = 2'b10 )

present-state <= decode address

else

present-state <= next state.;

// state machine logic

## Case (present state)

decode address

load first data

wait till empty.

load data.

fifo full state

load after full

load parity.

check parity error

As per FSM

assign busy = ((present state == load first data

||      == load parity ) — == fifo full state

= load after full , — = wait till empty.

— == check parity error ) ? 1 : 0 ;

assign detect\_addr = at decode address

state = at load first data

ld state = at load data.

write\_enb-reg = at load data, load after full, load parity.

full state = at fifo full state.

lat state = at load after full

ret-int reg = at check parity error : 