



Behavioural Modeling coding Guideline



Ex



module _____ ();

reg f_reg, f_next, g_reg, g_next;

// state reg. logic
always @ (tvc clk)
begin

f_reg ≤ f_next

end

// Next state logic
always @ (a, b, c, g_reg)
begin

f_next = a & ~g_reg;

g_next = b | c;

end.

// output logic
assign f = f_reg
assign g = g_reg

ok.

always @ (tve —)

$f \leq a \& \sim g$

$g \leq b | c$

Synchronous / Asynchronous

→ regardless of clock
get's asserted

* only diff 'rst' is there & rst in
sensitivity list.

Registers