

module i2c-master (

input logic clk,reset,

↳ could have used wire, but
it's preferred System verilog.
standard for signals.

we can use continuous (assign)
or procedural assignment.

— [7:0] din,

↳ writing : 8-bit data to slave
Reading : din[0] for acknowledge
that we have read.

— [15:0] dver,

— [2:0] cmd,

↳ to tell FSM what operation
to perform (start stop - write)
5 states in total)

— wr_i2c,

↳ when cmd is received, then
wr_i2c goes high for one
cycle.

Tells FSM to execute that
command.

— tri scl,

— tri sda,

bidirectional —
↳ tri-state buffer.



when $0 \rightarrow$ line 1'b0
 $1 \rightarrow$ line 1'b2(open)

letting one external pull-up resistor to pull line high.

— ready, done-tick, ack,
 when 1, module
 is in idle or hold state.
 goes high for a moment
 a byte (read or write) is
 completed.
 - used to know when done is
 valid

$0 \rightarrow$ slave acknow-
 ledges the byte.
 $1 \rightarrow$ slave did not ackn—
 or is busy.

— [7:0] dout .);

localparam

Start	=	0	:
Write	=	1	:
read.	=	2	:
Stop	=	3	,
Restart	=	4	;

```
typedef enum { ... } static_type;
```

static_type state_reg, state_next;

c-reg. c-rect → counter

quarter, half → 2 clk pulses

1 clk pulse

— [8:0] tx_rey, th_nent

→ 8 for date, 1 for ask

— [B:0] em, ey, en, nest.

— — cmd reg —

— [3.0] bit reg → to count the 9 bits

sda_out, sd_out, sda-reg, sd-reg

to determine if
motor wants to
drive or not

when in data
phase.

— into → when master should be bettering.

→ treated as input.

- mark → din [o]

// output control logic

the idle state

in $\Sigma 2C$ is

pulled high

① always @ ()

$$\frac{4}{3} (\text{resct}) = 1' b 1 ;$$

else

$$-\text{reg} = -\text{out};$$

② assign scl = (scl - reg) ? 1'b2 : 1'b0

open-drain (0, z)
not tri-state buffer (0, 1, z)

↳ here we used open drain logic because it allows slave to stretch the clock.

i.e. • If master want $\text{scl} = 1$, $\text{scl_reg} = 1$.

driven goes z, then pull up resistor makes the line 1.

• If slave is not ready, it can pull the line low (0).

• If used tri-state driver, the master would actively drive '1' & the slave pulling '0' would cause a short circuit.

③ assign int0 = (————— || —————)

↳ to declare when master should release the sda line to listen.

↳ (data-phase & cmd-reg == RD cmd & bit-reg < 8) : Reading data.

↳ during a read command, for the first 8 bits

↳ (data-phase & & cmd-reg == WR-cmd
& & bit-reg == 8) ; Receiving ack.

↳ during write command, on the 9th bit, the master should listen for the slave ack.

④ assign sda = (into || sda-reg) ? 1'b2:1'bo;

when listening ↗
release the line. ↗ we want to send a line

⑤ — dout = rx-reg [8:1];
ack = rx-reg [0];
nack = dim(0);

// fsmd (with datapath)

① always @ (—)
→ FSM to idle state &
clear all counters.
→ cmd clk pulse.

stage ++

cmd reg <= next

c-reg ++

th

bit-reg ++

rx

② assign qtr = dwsr;
assign half = (qtr * 2) to get
half period

next-state Logic

case (state_reg)

idle: readyⁱ = 1'b1;
if (wr_i2 & cmd == start)
next-state

start1: sda_out = 1'b0,
waits for half a period.
next-state.

start2: scl_out = 1'b0
waits for quarter wave
next-state.

hold: readyⁱ = 1'b1.
scl_out = 1'b0
sda_out = 1'b0
waits for wr_i2C
when it gets a command.

stop CMD \rightarrow goes to stop2.

Restart CMD \rightarrow goes to restart.

WR CMD or RD-CMD \rightarrow

→ reset bit counter.

Load the transmit register
next state = data1.

data1: scl_out = 1'b0

sda_out = tx_reg[8]

wait qtr.

then to data2.

data2: scl_out = 1'b1.

sm-next = {rx_reg[7:0], sda1};

wait qtr.

next state

data3: scl_out = 1'b1.

wait qtr

next state

data4: scl_out = 1'b0;

wait qtr.

if (bit_reg == 8).

↳ ✓ don'tick = 1 & go to
data end

↳ ✗ bit-next ++, shift

tx-reg.left & goes to
data2.

data.end : to keep lines low &
wait quit
goes to hold to wait for
next command.

restart : wait half
 $c_{\text{rest}} = 0$
goes to start 1.

stop 1 : sdu-out = 1'b0.
wait half.
goes to stop 2.

