

## Instruction Set Summary

	Mnemonic	Syntax	Semantics	Flags	Encoding	Opcode	Cond.
1	ADD	ADD Rd, Ra, Rb	$Rd \leftarrow Ra + Rb$	c,v,n,z	A	00100	-
2	ADDI	ADDI Rd, Ra, #imm5	$Rd \leftarrow Ra + imm5$	c,v,n,z	A	00101	-
3	ADDIB	ADDIB Rd, #imm8	$Rd \leftarrow Rd + imm8$	c,v,n,z	B	11000	-
4	ADC	ADC Rd, Ra, Rb	$Rd \leftarrow Ra + Rb + c$	c,v,n,z	A	00110	-
5	ADCI	ADCI Rd, Ra, #imm5	$Rd \leftarrow Ra + imm5 + c$	c,v,n,z	A	00111	-
6	NEG	NEG Rd	$Rd \leftarrow 0 - Rd$	c,v,n,z	A	01000	-
7	SUB	SUB Rd, Ra, Rb	$Rd \leftarrow Ra - Rb$	c,v,n,z	A	01001	-
8	SUBI	SUBI Rd, Ra, #imm5	$Rd \leftarrow Ra - imm5$	c,v,n,z	A	01010	-
9	SUBIB	SUBIB Rd, #imm8	$Rd \leftarrow Rd - imm8$	c,v,n,z	B	11001	-
10	SUC	SUC Rd, Ra, Rb	$Rd \leftarrow Ra - Rb - NOT\ c$	c,v,n,z	A	01011	-
11	SUCI	SUCI Rd, Ra, #imm5	$Rd \leftarrow Ra - imm5 - NOT\ c$	c,v,n,z	A	01100	-
12	CMP	CMP Ra, Rb	$Ra - Rb$	c,v,n,z	A	01101	-
13	AND	AND Rd, Ra, Rb	$Rd \leftarrow Ra\ AND\ Rb$	z	A	10000	-
14	OR	OR Rd, Ra, Rb	$Rd \leftarrow Ra\ OR\ Rb$	z	A	10001	-
15	XOR	XOR Rd, Ra, Rb	$Rd \leftarrow Ra\ XOR\ Rb$	z	A	10010	-
16	NOT	NOT Rd, Ra	$Rd \leftarrow NOT\ Ra$	z	A	10011	-
17	NAND	NAND Rd, Ra, Rb	$Rd \leftarrow Ra\ NAND\ Rb$	z	A	10100	-
18	NOR	NOR Rd, Ra, Rb	$Rd \leftarrow Ra\ NOR\ Rb$	z	A	10101	-
19	LSL	LSL Rd, Ra, #imm4	$Rd \leftarrow Ra \ll imm4$	-	A	00001	-
20	LSR	LSR Rd, Ra, #imm4	$Rd \leftarrow Ra \gg imm4$	-	A	00010	-
21	ASR	ASR Rd, Ra, #imm4	$Rd \leftarrow Ra \gg imm4$	-	A	00011	-
22	LDW	LDW Rd, [Ra,Ro]	$Rd \leftarrow Mem[Ra + Ro]$	-	C	11101	-
23	SDW	SDW Rd, [Ra,Ro]	$Mem[Ra + Ro] \leftarrow Rd$	-	C	11101	-
24	LUI	LUI Rd, #imm8	$Rd[15:8] \leftarrow imm8$	-	B	11010	-
25	LLI	LLI Rd, #imm8	$Rd[7:0] \leftarrow imm8$	-	B	11011	-
26	BR	BR LABEL	$PC \leftarrow PC + imm8$	-	D	11111	000
27	BNE	BNE LABEL	$(z==0)?\ PC \leftarrow PC + imm8$	-	D	11111	110
28	BE	BE LABEL	$(z==1)?\ PC \leftarrow PC + imm8$	-	D	11111	111
29	BLT	BLT LABEL	$(n\&\sim v\ OR\ \sim n\&v)?\ PC \leftarrow PC + imm8$	-	D	11111	100
30	BGE	BGE LABEL	$(n\&v\ OR\ \sim n\&\sim v)?\ PC \leftarrow PC + imm8$	-	D	11111	101
31	BWL	BWL LABEL	$LR \leftarrow PC$ $PC \leftarrow PC + LABEL$	-	D	11111	011
32	RET	RET	$PC \leftarrow LR$	-	D	11111	010
33	ABR	ABR Ra	$PC \leftarrow Ra$	-	D	11111	001
34	PUSH	PUSH {Ra, RL}	$SP \leftarrow SP + 1$ Update stack	-	E	11100	-
35	POP	POP {Ra, RL}	$SP \leftarrow SP - 1$ Update stack	-	E	11100	-

Opcodes 00000, 11000 to 11011, 11110 are UNDEFINED

Bit encoding has been optimized so that subsections can be identified by first 2/3 bits to aid controller simplicity.

## General Instruction Formatting

Instruction Type			Sub-Type	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
A	Data Manipulation	Register Immediate	Opcode				X	X	Rb			Ra				Rd				
							imm4/5													
B	Byte Immediate		Opcode				imm8								Rd					
C	Data Transfer		1	1	1	0	1	X	LS	Ro			Ra				Rd			
D	Control Transfer	Others Absolute	1 1 1 1 1				imm8								Cond.					
							X	X	X	X	X	Ra								
E	Stack Operations		1	1	1	0	0	L	X	X	X	X	X	X	X	X	Ra			

LS: 1 = Load Data, 0 = Store Data

No. = 1 or 2 or 3

L = Link Register

## Example Coding

### Data Manipulation

These operations are performed by the Arithmetic Logic Unit and examples are shown below.

1	ADD R5, R3, R4	$R5 \leftarrow R3 + R4$	13	AND R5, R3, R4	$R5 \leftarrow R3 \text{ AND } R4$
2	ADDI R5, R3, #9	$R5 \leftarrow R3 + 9$	14	OR R5, R3, R4	$R5 \leftarrow R3 \text{ OR } R4$
4	ADC R5, R3, R4	$R5 \leftarrow R3 + R4 + c$	15	XOR R5, R3, R4	$R5 \leftarrow R3 \text{ XOR } R4$
5	ADCI R5, R3, #9	$R5 \leftarrow R3 + 9 + c$	16	NOT R5, R3	$R5 \leftarrow \text{NOT } R3$
6	NEG R5	$R5 \leftarrow 0 - R5$	17	NAND R5, R3, R4	$R5 \leftarrow R3 \text{ NAND } R4$
7	SUB R5, R3, R4	$R5 \leftarrow R3 - R4$	18	NOR R5, R3, R4	$R5 \leftarrow R3 \text{ NOR } R4$
8	SUBI R5, R3, #9	$R5 \leftarrow R3 - 9$	19	LSL R5, R3, #3	$R5 \leftarrow R3 \ll 3$
10	SUC R5, R3, R4	$R5 \leftarrow R3 - R4 - \text{NOT } c$	20	LSR R5, R3, #3	$R5 \leftarrow R3 \gg 3$
11	SUCI R5, R3, #9	$R5 \leftarrow R3 - 9 - \text{NOT } c$	21	ASR R5, R3, #3	$R5 \leftarrow R3 \gg 3$
12	CMP R3, R4	$R3 - R4$			

The value 'c' corresponds to the carry bit flag in the ALU from the previous calculation.

CMP is a comparison instruction for performing a subtraction without saving the result. The updated status flags can then be used for a conditional branch.

### Byte Immediate

These instructions ADD/SUB an 8-bit immediate value from the given register, replacing the result back in that register. Alternatively, the same formatting is used for loading the upper/lower byte of a register with an 8-bit immediate value.

3	ADDIB R5, #150	$R5 \leftarrow R5 + 150$
9	SUBIB R5, #150	$R5 \leftarrow R5 - 150$
24	LUI R5, #150	$R5[15:8] \leftarrow 150$
25	LLI R5, #150	$R5[7:0] \leftarrow 150$

### Data Transfer

When loading data, the value at the memory location held in Ra, adds an offset held in Ro, and replaces the returned value in register Rd. When storing data, the same functionality is used, only with data transferring in opposite direction.

22	LDW R5, [R3, R2]	$R5 \leftarrow \text{Mem}[R3 + R2]$
23	SDW R5, [R3, R2]	$\text{Mem}[R3 + R2] \leftarrow R5$

### Control Transfer

This set of instructions adjust the value of the program counter by a relative amount determined by the location of the given label. Conditions are as follows:

- BR – Branch Always – Unconditionally branch to the stated location
- BNE – Branch if not equal – Conditionally branch if zero status flag (z) equals zero
- BE – Branch if equal – Conditionally branch if zero status flag (z) equals one
- BLT – Branch if < – Conditionally branch if negative status flag (n) equals one
- BGE – Branch if ≥ – Conditionally branch if negative status flag (n) equals zero
- BWL – Branch with link – Unconditionally branch to stated location, saving PC to link register (LR)
- RET – Return – Unconditionally jump to the value stored in the link register (LR)
- ABR – Absolute Branch – Unconditionally branch to the location held in register Ra

### Stack Operations

These operations are for popping or pushing either a general purpose register or the link register onto the system stack, useful for context saving when an interrupt occurs. PUSH increments stack pointer (SP) and POP decrements stack pointer (SP) for a top-down growing stack. If the 'L' bit is set, the link register value will be used instead of the value in register Ra.