ELEC6027 - VLSI Design Project : Programmers Guide

Team R4

21st April, 2014

1 Introduction

Lorem Ipsum...

2 Architecture

Lorem Ipsum...

3 Register Description

Lorem Ipsum...

4 Instruction Set

The complete instruction set architecture includes a number of instructions for performing calculations on data, moving data between external memory and general purpose registers, transfer of control within a program and interrupt handling. It is based around a RISC architecture and as such has a highly orthogonal formatting of bit fields within the instruction code.

All instruction implemented by the architecture fall into one of 6 groups:

- Data Manipulation
- Byte Immediate
- Data Transfer
- Control Transfer
- Stack Operations
- Interrupts

Each instruction has only one addressing mode associated with it, determined by which group it falls within. Data manipulation instructions have either a register-register or register-immediate addressing mode for performing arithmetic, logic or shift operations. Byte immediate instructions have a register-immediate addressing mode for arithmetic and load immediate type operations. Data transfer instructions have a base plus offset addressing mode for accessing external memory using an address stored in a GPR. Control transfer instructions have PC relative, register indirect and base plus offset addressing modes for changing the value of the program counter. Stack operations have register indirect preincrement or register indirect postdecrement addressing modes for accessing external memory and adjusting the stack pointer value. While interrupt operations have register indirect with postdecrement or preincrement addressing modes for restoring program counter and accessing the stack.

4.1 General Instruction Formatting

Instruction Type	Sub-Type	15 14 13 12	2 11 10 9	8 7 6 5 4	3 2 1 0

A1	Data Manipulation	Register		Or	oco	ما			Rd	Ra		Rb		X	X
A2	Bata Manipulation	Immediate		O _I)CO(ıc			Rd	Ra		im	m4	/5	
В	Byte Immediate			$O_{\rm I}$	oco	de			Rd		in	nm	3		
С	Data Transfer		0	LS	0	0	0		Rd	Ra		in	nm	5	
D1	Control Transfer	Others	1	1	1	1	0	C	ond.		in	nm	3		
D2	Control Transfer	Jump	1	1	1	1	U		onu.	Ra		ir	nm	5	
Е	Stack Operations		0	U	0	0	1	L	X X	Ra	0	0	0	0	1
F	Interrupts		1	1	0	0	1	IC	ond.	1 1 1	X	X	X	X	X

Instruction Field Definitions

Opcode: Operation code as defined for each instruction

Rd: Destination Register

Ra: Source register 1

Rb: Source register 2

immX: Immediate value of length X

Cond.: Branching condition code as defined for branch instructions

ICond.: Interrupt instruction code as defined for interrupt instructions

LS: 0=Load Data, 1=Store Data

U: 1=PUSH, 0=POP

L: 1=Use Link Register, 0=Use GPR

Pseudocode Notation

Symbol	Meaning
\leftarrow , \rightarrow	Assignment
Result[x]	Bit x of result
Ra[x: y]	Bit range from x to y of register Ra
+Ra	Positive value in Register Ra
-Ra	Negative value in Register Ra
<	Numerically greater than
>	Numerically less than
<<	Logical shift left
>>	Logical shift right
>>>	arithmetic shift right
Mem[val]	Data at memory location with address val
$\{x, y\}$	Contatenation of x and y to form a 16-bit value
(cond)?	Operation performed if <i>cond</i> evaluates to true
!	Bitwise Negation

Use of the word UNPREDICTABLE indicates that the resultant flag value after operation execution will not be indicative of the ALU result. Instead its value will correspond to the result of an undefined arithmetic operation and as such should not be used.

4.2 ADD Add Word

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	1	0		Rd			Ra			Rb		X	X

Syntax

ADD Rd, Ra, Rb

eg. ADD R5, R3, R2

Operation

$$Rd \leftarrow Ra + Rb$$

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$

$$V \leftarrow if (+Ra, +Rb, -Result) or$$

(-Ra, -Rb, +Result) then 1, else 0

$$C \leftarrow if (Result > 2^{16} - 1) or$$

(Result $< -2^{16}$) then 1, else 0

Description

The 16-bit word in GPR[Ra] is added to the 16-bit word in GPR[Rb] and the result is placed into GPR[Rd].

4.3 ADDI

Add Immediate

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	1	0	-	Rd			Ra			i	nm	5	

Syntax

ADDI Rd, Ra, #imm5

eg. ADDI R5, R3, #7

Operation

$$Rd \leftarrow Ra + \#imm5$$

$$N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$$

$$Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$$

$$V \leftarrow if (+Ra, +\#imm5, -Result) or$$

$$(-Ra, -\#imm5, +Result)$$
 then 1, else 0

$$C \leftarrow if (Result > 2^{16} - 1) or$$

(Result
$$< -2^{16}$$
) then 1, else 0

Description

The 16-bit word in GPR[Ra] is added to the sign-extended 5-bit value given in the instruction and the result is placed into GPR[Rd].

4.4 ADDIB

Add Immediate Byte

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	1	1	-	Rd					im	m8			

Syntax

ADDIB Rd, #imm8

eg. ADDIB R5, #93

Operation

$$Rd \leftarrow Rd + \#imm8$$

$$N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$$

$$Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$$

$$V \leftarrow if (+Rd, +\#imm8, -Result)$$
 or

$$(-Rd, -\#imm8, +Result)$$
 then 1, else 0

$$C \leftarrow \text{if (Result } > 2^{16} - 1) \text{ or }$$

(Result
$$< -2^{16}$$
) then 1, else 0

Description

The 16-bit word in GPR[Rd] is added to the sign-extended 8-bit value given in the instruction and the result is placed into GPR[Rd].

4.5 ADC

Add Word With Carry

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	0	0		Rd			Ra			Rb		X	X

Syntax

ADC Rd, Ra, Rb

eg. ADC R5, R3, R2

Operation

$$Rd \leftarrow Ra + Rb + C$$

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$

$$V \leftarrow if (+Ra, +(Rb+CFlag), -Result) or$$

(-Ra, -(Rb+CFlag), +Result) then 1, else 0

$$C \leftarrow if (Result > 2^{16} - 1) or$$

(Result
$$< -2^{16}$$
) then 1, else 0

Description

The 16-bit word in GPR[Ra] is added to the 16-bit word in GPR[Rb] with the added carry in set according to the Carry flag from previous operation, and the result is placed into GPR[Rd].

4.6 ADCI

Add Immediate With Carry

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	0	1]	Rd			Ra			i	mm	5	

Syntax

ADCI Rd, Ra, #imm5

eg. ADCI R5, R4, #7

Operation

Rd
$$\leftarrow$$
 Ra + #imm5 + C
N \leftarrow if Result < 0 then 1, else 0
Z \leftarrow if Result = 0 then 1, else 0
V \leftarrow if (+Ra, +(#imm5+CFlag), -Result) or
(-Ra, -(#imm5+CFlag), +Result) then 1, else 0
C \leftarrow if (Result > $2^{16} - 1$) or

(Result $< -2^{16}$) then 1, else 0

Description

The 16-bit word in GPR[Ra] is added to the sign-extended 5-bit value given in the instruction with carry in set according to the Carry flag from previous operation, and the result is placed into GPR[Rd].

4.7 NEG

Negate Word

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	1	0	-	Rd			Ra			Rb		X	X

Syntax

NEG Rd, Ra

eg. NEG R5, R3

Operation

$$Rd \leftarrow 0 - Ra$$

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$

 $V \leftarrow 0$

 $C \leftarrow \text{if (Result} > 2^{16} - 1) \text{ or}$ $(\text{Result} < -2^{16}) \text{ then } 1, \text{ else } 0$

Description

The 16-bit word in GPR[Ra] is added to the 16-bit word in GPR[Rb] and the result is placed into GPR[Rd].

4.8 SUB Subtract Word

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	1	0		Rd			Ra			Rb		X	X

Syntax

SUB Rd, Ra, Rb

eg. SUB R5, R3, R2

Operation

$$Rd \leftarrow Ra - Rb$$

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow if Result = 0 then 1, else 0$

 $V \leftarrow if (+Ra, +Rb, -Result) or$

(-Ra, -Rb, +Result) then 1, else 0

 $C \leftarrow if (Result > 2^{16} - 1) or$

(Result $< -2^{16}$) then 1, else 0

Description

The 16-bit word in GPR[Rb] is subtracted from the 16-bit word in GPR[Ra] and the result is placed into GPR[Rd].

4.9 SUBI

Subtract Immediate

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	1	0		Rd			Ra			i	mm	5	

Syntax

SUBI Rd, Ra, #imm5

eg. SUBI R5, R3, #7

Operation

$$Rd \leftarrow Ra - \#imm5$$

$$N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$$

$$Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$$

$$V \leftarrow if (+Ra, +\#imm5, -Result) or$$

$$(-Ra, -\#imm5, +Result)$$
 then 1, else 0

$$C \leftarrow if (Result > 2^{16} - 1) or$$

(Result
$$< -2^{16}$$
) then 1, else 0

Description

The sign extended 5-bit value given in the instruction is subtracted from the 16-bit word in GPR[Ra] and the result is placed into GPR[Rd].

4.10 **SUBIB**

Subtract Immediate Byte

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	1	1		Rd					im	m8			

Syntax

SUBIB Rd, #imm8

eg. SUBIB R5, #93

Operation

$$Rd \leftarrow Rd - \#imm8$$

$$N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$$

$$Z \leftarrow if Result = 0 then 1, else 0$$

$$V \leftarrow \text{if } (+Rd, +\#imm8, -Result) \text{ or }$$

$$C \leftarrow if (Result > 2^{16} - 1) or$$

(Result
$$< -2^{16}$$
) then 1, else 0

Description

The 8-bit immediate value given in the instruction is subtracted from the 16-bit word in GPR[Rd] and the result is placed into GPR[Rd].

4.11 SUC

Subtract Word With Carry

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	0	0		Rd			Ra			Rb		X	X

Syntax

SUC Rd, Ra, Rb

eg. SUC R5, R3, R2

Operation

$$Rd \leftarrow Ra - Rb - C$$

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$

$$V \leftarrow if (+Ra, +(Rb\text{-}CFlag), -Result) or$$

 $(-{\rm Ra},\,-({\rm Rb\text{-}CFlag}),\,+{\rm Result})$ then 1, else 0

$$C \leftarrow if (Result > 2^{16} - 1) or$$

(Result
$$< -2^{16}$$
) then 1, else 0

Description

The 16-bit word in GPR[Rb] is subtracted from the 16-bit word in GPR[Rb] with the subtracted carry in set according to the Carry flag from previous operation, and the result is placed into GPR[Rd].

4.12 SUCI

Subtract Immediate With Carry

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	0	1	-	Rd			Ra			i	nm	5	

Syntax

SUCI Rd, Ra, #imm5

eg. SUCI R5, R4, #7

Operation

Rd
$$\leftarrow$$
 Ra - #imm5 - C
N \leftarrow if Result < 0 then 1, else 0
Z \leftarrow if Result = 0 then 1, else 0
V \leftarrow if (+Ra, +(#imm5-CFlag), -Result) or
(-Ra, -(#imm5-CFlag), +Result) then 1, else 0

$$C \leftarrow \text{if (Result} > 2^{16} - 1) \text{ or}$$

(Result $< -2^{16}$) then 1, else 0

Description

The 5-bit immediate value in instruction is subtracted from the 16-bit word in GPR[Ra] with the subtracted carry in set according to the Carry flag from previous operation, and the result is placed into GPR[Rd].

4.13 CMP

Compare Word

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	1	1		Rd			Ra			Rb		X	X

Syntax

CMP Ra, Rb

eg. CMP R3, R2

Operation

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$

 $V \leftarrow if (+Ra, +Rb, -Result) or$

(-Ra, -Rb, +Result) then 1, else 0

 $C \leftarrow if (Result > 2^{16} - 1) or$

(Result $< -2^{16}$) then 1, else 0

Description

The 16-bit word in GPR[Rb] is subtracted from the 16-bit word in GPR[Ra] and the status flags are updated without saving the result.

4.14 CMPI

Compare Immediate

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	1	1	-	Rd			Ra			i	nm	5	

Syntax

CMPI Ra, #imm5

eg. CMPI R3, #7

Operation

$$Ra - \#imm5$$

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$

 $V \leftarrow if (+Ra, +\#imm5, -Result) or$

(-Ra, -#imm5, +Result) then 1, else 0

 $C \leftarrow if (Result > 2^{16} - 1) or$

(Result $< -2^{16}$) then 1, else 0

Description

The sign extended 5-bit value given in the instruction is subtracted from the 16-bit word in GPR[Ra] and the status flags are updated without saving the result.

4.15 AND

Logical AND

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	0	0	-	Rd			Ra			Rb		X	X

Syntax

AND Rd, Ra, Rb

eg. AND R5, R3, R2

Operation

 $\mathrm{Rd} \leftarrow \mathrm{Ra} \; \mathrm{AND} \; \mathrm{Rb}$

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$

 $V \leftarrow UNPREDICTABLE$

 $\mathbf{C} \leftarrow \mathbf{UNPREDICTABLE}$

Description

The logical AND of the 16-bit words in GPR[Ra] and GPR[Rb] is performed and the result is placed into GPR[Rd].

4.16 OR Logical OR

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	0	0	0	1		Rd			Ra			Rb		X	X	

Syntax

OR Rd, Ra, Rb

eg. OR R5, R3, R2

Operation

 $Rd \leftarrow Ra \ OR \ Rb$

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$

 $V \leftarrow UNPREDICTABLE$

 $\mathbf{C} \leftarrow \mathbf{UNPREDICTABLE}$

Description

The logical OR of the 16-bit words in GPR[Ra] and GPR[Rb] is performed and the result is placed into GPR[Rd].

4.17 XOR

Logical XOR

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	1	1		Rd			Ra			Rb		X	X

Syntax

XOR Rd, Ra, Rb

eg. XOR R5, R3, R2

Operation

 $\mathrm{Rd} \leftarrow \mathrm{Ra} \; \mathrm{XOR} \; \mathrm{Rb}$

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$

 $V \leftarrow UNPREDICTABLE$

 $\mathbf{C} \leftarrow \mathbf{UNPREDICTABLE}$

Description

The logical XOR of the 16-bit words in GPR[Ra] and GPR[Rb] is performed and the result is placed into GPR[Rd].

4.18 NOT

Logical NOT

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	0	0	1	0		Rd			Ra			Rb		X	X	

Syntax

NOT Rd, Ra

eg. NOT R5, R3

Operation

 $\mathrm{Rd} \leftarrow \mathrm{NOT} \ \mathrm{Ra}$

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$

 $V \leftarrow UNPREDICTABLE$

 $\mathbf{C} \leftarrow \mathbf{UNPREDICTABLE}$

Description

The logical NOT of the 16-bit word in GPR[Ra] is performed and the result is placed into GPR[Rd].

4.19 NAND

Logical NAND

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	1	0		Rd			Ra			Rb		X	X

Syntax

NAND Rd, Ra, Rb

eg. NAND R5, R3, R2

Operation

 $Rd \leftarrow Ra~NAND~Rb$

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$

 $V \leftarrow UNPREDICTABLE$

 $\mathbf{C} \leftarrow \mathbf{UNPREDICTABLE}$

Description

The logical NAND of the 16-bit words in GPR[Ra] and GPR[Rb] is performed and the result is placed into GPR[Rd].

4.20 NOR

Logical NOR

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	0	1	1	1		Rd			Ra			Rb		X	X	

Syntax

NOR Rd, Ra, Rb

eg. NOR R5, R3, R2

Operation

 $\mathrm{Rd} \leftarrow \mathrm{Ra} \; \mathrm{NOR} \; \mathrm{Rb}$

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$

 $V \leftarrow UNPREDICTABLE$

 $\mathbf{C} \leftarrow \mathbf{UNPREDICTABLE}$

Description

The logical NOR of the 16-bit words in GPR[Ra] and GPR[Rb] is performed and the result is placed into GPR[Rd].

4.21 LSL

Logical Shift Left

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1		Rd			Ra		0		im	m4	

Syntax

LSL Rd, Ra, #imm4

eg. LSL R5, R3, #7

Operation

 $Rd \leftarrow Ra << \#imm4$

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow if Result = 0 then 1, else 0$

 $V \leftarrow UNPREDICTABLE$

 $\mathbf{C} \leftarrow \mathbf{UNPREDICTABLE}$

Description

The 16-bit word in GPR[Ra] is shifted left by the 4-bit amount specified in the instruction, shifting in zeros, and the result is placed into GPR[Rd].

4.22 LSR

Logical Shift Right

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	1	-	Rd			Ra		0		im	m4	

Syntax

LSR Rd, Ra, #imm4

eg. LSR R5, R3, #7

Operation

 $Rd \leftarrow Ra >> \#imm4$

 $N \leftarrow if Result < 0 then 1, else 0$

 $Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$

 $V \leftarrow UNPREDICTABLE$

 $\mathbf{C} \leftarrow \mathbf{UNPREDICTABLE}$

Description

The 16-bit word in GPR[Ra] is shifted right by the 4-bit amount specified in the instruction, shifting in zeros, and the result is placed into GPR[Rd].

4.23 ASR

Arithmetic Shift Right

Format

		13									
1	1	1	0	0	Rd		Ra	0	im	m4	

Syntax

ASR Rd, Ra, #imm4

eg. ASR R5, R3, #7

Operation

 $Rd \leftarrow Ra >>> \#imm4$

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$

 $V \leftarrow UNPREDICTABLE$

 $C \leftarrow UNPREDICTABLE$

Description

The 16-bit word in GPR[Ra] is shifted right by the 4-bit amount specified in the instruction, shifting in the sign bit of Ra, and the result is placed into GPR[Rd].

4.24 LDW Load Word

Format

		13										0
0	0	0	0	0	Rd		Ra		i	mm	5	

Syntax

LDW Rd, [Ra, #imm5]

eg. LDW R5, [R3, #7]

Operation

 $Rd \leftarrow Mem[Ra + \#imm5]$

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow if Result = 0 then 1, else 0$

 $V \leftarrow if (+Ra, +\#imm5, -Result) or$

(-Ra, -#imm5, +Result) then 1, else 0

 $C \leftarrow \text{if (Result } > 2^{16} - 1) \text{ or }$

(Result $< -2^{16}$) then 1, else 0

Description

Data is loaded from memory at the resultant address from addition of GPR[Ra] and the 5-bit immediate value specified in the instruction, and the result is placed into GPR[Rd].

Addressing Mode: Base Plus Offset.

4.25 STW Store Word

Format

	14											0
0	1	0	0	0	Rd		Ra		i	mm	5	

Syntax

STW Rd, [Ra, #imm5]

eg. STW R5, [R3, #7]

Operation

$$Rd \rightarrow Mem[Ra + \#imm5]$$

$$N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$$

$$Z \leftarrow if Result = 0 then 1, else 0$$

$$V \leftarrow if (+Ra, +\#imm5, -Result) or$$

$$(-Ra, -\#imm5, +Result)$$
 then 1, else 0

$$C \leftarrow if (Result > 2^{16} - 1) or$$

(Result
$$< -2^{16}$$
) then 1, else 0

Description

Data in GPR[Rd] is stored to memory at the resultant address from addition of GPR[Ra] and the 5-bit immediate value specified in the instruction.

Addressing Mode: Base Plus Offset.

4.26 LUI

Load Upper Immediate

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	0	0		Rd					im	m8			

Syntax

LUI Rd #imm8

eg. LUI R5, #93

Operation

 $Rd \leftarrow \{\#imm8, 0\}$

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow if Result = 0 then 1, else 0$

 $V \leftarrow UNPREDICTABLE$

 $\mathbf{C} \leftarrow \mathbf{UNPREDICTABLE}$

Description

The 8-bit immediate value provided in the instruction is loaded into the top half in GPR[Rd], setting the bottom half to zero.

4.27 LLI

Load Lower Immediate

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	0	1		Rd					im	m8			

Syntax

LLI Rd #imm8

eg. LLI R5, #93

Operation

 $Rd \leftarrow \{Rd[15:8], \#imm8\}$

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow if Result = 0 then 1, else 0$

 $V \leftarrow UNPREDICTABLE$

 $\mathbf{C} \leftarrow \mathbf{UNPREDICTABLE}$

Description

The 8-bit immediate value provided in the instruction is loaded into the bottom half in GPR[Rd], leaving the top half unchanged.

4.28 BR

Branch Always

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	0	0				im	m8			

Syntax

BR LABEL

eg. BR .loop

Operation

$$PC \leftarrow PC + \#imm8$$

$$N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$$

$$Z \leftarrow if Result = 0 then 1, else 0$$

$$V \leftarrow if (+Rd, +\#imm8, -Result) or$$

$$(-\mathrm{Rd},\,-\#\mathrm{imm}8,\,+\mathrm{Result})$$
 then 1, else 0

$$C \leftarrow if (Result > 2^{16} - 1) or$$

(Result
$$< -2^{16}$$
) then 1, else 0

Description

Unconditionally branch to the resultant address from addition of PC and the 8-bit immediate value specified in the instruction. LABEL can be both a symbolic name or a numeric value, and is capable of jumping forwards or backwards.

4.29 BNE

Branch If Not Equal

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	1	1	0				im	m8			

Syntax

BNE LABEL

eg. BNE .loop

Operation

PC
$$\leftarrow$$
 PC + #imm8 (z==0)?
N \leftarrow if Result < 0 then 1, else 0
Z \leftarrow if Result = 0 then 1, else 0
V \leftarrow if (+Rd, +#imm8, -Result) or
(-Rd, -#imm8, +Result) then 1, else 0
C \leftarrow if (Result > $2^{16} - 1$) or

(Result $< -2^{16}$) then 1, else 0

Description

Conditionally branch to the resultant address from addition of PC and the 8-bit immediate value specified in the instruction if zero status flag (Z) equals zero. LABEL can be both a symbolic name or a numeric value, and is capable of jumping forwards or backwards.

4.30 BE

Branch If Equal

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	1	1	1				im	m8			

Syntax

BE LABEL

eg. BE .loop

Operation

$$\begin{split} & \text{PC} \leftarrow \text{PC} + \# \text{imm8} \ (z == 1)? \\ & \text{N} \leftarrow \text{if Result} < 0 \ \text{then 1, else 0} \\ & \text{Z} \leftarrow \text{if Result} = 0 \ \text{then 1, else 0} \\ & \text{V} \leftarrow \text{if (+Rd, +\# \text{imm8, -Result) or}} \\ & \text{(-Rd, -\# \text{imm8, +Result) then 1, else 0}} \\ & \text{C} \leftarrow \text{if (Result} > 2^{16} - 1) \ \text{or} \\ & \text{(Result} < -2^{16}) \ \text{then 1, else 0} \end{split}$$

Description

Conditionally branch to the resultant address from addition of PC and the 8-bit immediate value specified in the instruction if zero status flag (Z) equals one. LABEL can be both a symbolic name or a numeric value, and is capable of jumping forwards or backwards.

4.31 BLT

Branch If Less Than

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	1	0	0				im	m8			

Syntax

BLT LABEL

eg. BLT .loop

Operation

PC
$$\leftarrow$$
 PC + #imm8 (n&!v OR !n&v)?
N \leftarrow if Result < 0 then 1, else 0
Z \leftarrow if Result = 0 then 1, else 0
V \leftarrow if (+Rd, +#imm8, -Result) or
(-Rd, -#imm8, +Result) then 1, else 0
C \leftarrow if (Result > $2^{16} - 1$) or
(Result < -2^{16}) then 1, else 0

Description

Conditionally branch to the resultant address from addition of PC and the 8-bit immediate value specified in the instruction if negative status flag and overflow status flag are not equivalent. LABEL can be both a symbolic name or a numeric value, and is capable of jumping forwards or backwards.

4.32 BGE Branch If Greater Than Or Equal

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	1	0	1				im	m8			

Syntax

BGE LABEL

eg. BGE .loop

Operation

PC
$$\leftarrow$$
 PC + #imm8 (n&v OR !n&!v)?
N \leftarrow if Result < 0 then 1, else 0
Z \leftarrow if Result = 0 then 1, else 0
V \leftarrow if (+Rd, +#imm8, -Result) or
(-Rd, -#imm8, +Result) then 1, else 0
C \leftarrow if (Result > $2^{16} - 1$) or
(Result < -2^{16}) then 1, else 0

Description

Conditionally branch to the resultant address from addition of PC and the 8-bit immediate value specified in the instruction if negative status flag and overflow status flag are equivalent. LABEL can be both a symbolic name or a numeric value, and is capable of jumping forwards or backwards.

4.33 BWL

Branch With Link

Format

15	5 1	4	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1		1	1	1	0	0	1	1				im	m8			

Syntax

BWL LABEL

eg. BWL .loop

Operation

LR
$$\leftarrow$$
 PC + 1; PC \leftarrow PC + #imm8
N \leftarrow if Result < 0 then 1, else 0
Z \leftarrow if Result = 0 then 1, else 0
V \leftarrow if (+Rd, +#imm8, -Result) or
(-Rd, -#imm8, +Result) then 1, else 0
C \leftarrow if (Result > $2^{16} - 1$) or
(Result < -2^{16}) then 1, else 0

Description

Save the current program counter (PC) value plus one to the link register. Then unconditionally branch to the resultant address from addition of PC and the 8-bit immediate value specified in the instruction. LABEL can be both a symbolic name or a numeric value, and is capable of jumping forwards or backwards.

4.34 RET Return

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	1	0				im	m8			

Syntax

RET eg. RET

Operation

 $PC \leftarrow LR$

 $N \leftarrow UNPREDICTABLE$

 $Z \leftarrow UNPREDICTABLE$

 $V \leftarrow UNPREDICTABLE$

 $\mathbf{C} \leftarrow \mathbf{UNPREDICTABLE}$

Description

Unconditionally branch to the address stored in the link register (LR).

Addressing Mode: Register Indirect.

4.35 JMP Jump

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	0	1				im	m8			

Syntax

JMP Ra, #imm5

eg. JMP R3, #7

Operation

$$PC \leftarrow Ra + \#imm5$$

$$N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$$

$$Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$$

$$V \leftarrow if (+Rd, +\#imm8, -Result)$$
 or

$$(-Rd, -\#imm8, +Result)$$
 then 1, else 0

$$C \leftarrow \text{if (Result} > 2^{16} - 1) \text{ or }$$

(Result
$$< -2^{16}$$
) then 1, else 0

Description

Unconditionally jump to the resultant address from the addition of GPR[Ra] and the 5-bit immediate value specified in the instruction.

Addressing Mode: Base Plus Offset.

4.36 PUSH

Push From Stack

Format

		13											
0	1	0	0	1	L	X	X	Ra	0	0	0	0	1

Syntax

PUSH Ra PUSH RL eg. PUSH R3 eg. PUSH RL

Operation

 $reg \rightarrow Mem[R7]; R7 \leftarrow R7 - 1$

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow if Result = 0 then 1, else 0$

 $V \leftarrow UNPREDICTABLE$

 $\mathbf{C} \leftarrow \mathbf{UNPREDICTABLE}$

Description

'reg' corresponds to either a GPR or the link register, the contents of which are stored to the stack using the address stored in the stack pointer (R7). Then Decrement the stack pointer by one.

Addressing Modes: Register Indirect, Postdecrement.

4.37 POP

Pop From Stack

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	1	L	X	X		Ra		0	0	0	0	1

Syntax

POP Ra POP RL eg. POP R3 eg. POP RL

Operation

 $R7 \leftarrow R7 + 1$; $Mem[R7] \leftarrow reg$;

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow if Result = 0 then 1, else 0$

 $V \leftarrow UNPREDICTABLE$

 $C \leftarrow UNPREDICTABLE$

Description

Increment the stack pointer by one. Then 'reg' corresponds to either a GPR or the link register, the contents of which are retrieved from the stack using the address stored in the stack pointer (R7).

Addressing Modes: Register Indirect, Preincrement.

4.38 RETI

Return From Interrupt

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	1	0	0	0	1	1	1	X	X	X	X	X

Syntax

RETI

eg. RETI

Operation

 $PC \leftarrow Mem[R7]$

 $N \leftarrow UNPREDICTABLE$

 $Z \leftarrow UNPREDICTABLE$

 $V \leftarrow UNPREDICTABLE$

 $C \leftarrow UNPREDICTABLE$

Description

Restore program counter to its value before interrupt occured, which is stored on the stack, pointed to be the stack pointer (R7). This must be the last instruction in an interrupt service routine.

Addressing Mode: Register Indirect.

4.39 ENAI

Enable Interrupts

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	1	0	0	1	0	0	1	1	1	1	X	X	X	X	X	

Syntax

ENAI

eg. ENAI

Operation

IntEn Flag $\leftarrow 1$

 $\mathbf{N} \leftarrow \mathbf{N}$

 $\mathbf{Z} \leftarrow \mathbf{Z}$

 $V \leftarrow V$

 $\mathbf{C} \leftarrow \mathbf{C}$

Description

Turn on interrupts by setting interrupt enable flag to true (1).

4.40 **DISI**

Disable Interrupts

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	1	0	1	0	1	1	1	X	X	X	X	X

Syntax

DISI

eg. DISI

Operation

IntEn Flag $\leftarrow 0$

 $\mathbf{N} \leftarrow \mathbf{N}$

 $\mathbf{Z} \leftarrow \mathbf{Z}$

 $V \leftarrow V$

 $\mathbf{C} \leftarrow \mathbf{C}$

Description

Turn off interrupts by setting interrupt enable flag to false (0).

4.41 STF

Store Status Flags

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	1	0	1	1	1	1	1	X	X	X	X	X

Syntax

STF

eg. STF

Operation

$$\text{Mem [R7]} \leftarrow \{12\text{-bit }0,\, Z,\, C,\, V,\, N\};\, R7 \leftarrow R7 - 1;$$

$$\mathbf{N} \leftarrow \mathbf{N}$$

$$Z \leftarrow Z$$

$$V \leftarrow V$$

$$\mathbf{C} \leftarrow \mathbf{C}$$

Description

Store contents of status flags to stack using address held in stack pointer (R7). Then decrement the stack pointer (R7) by one.

Addressing Modes: Register Indirect, Postdecrement.

4.42 LDF

Load Status Flags

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	1	1	0	0	1	1	1	X	X	X	X	X

Syntax

LDF

eg. LDF

Operation

$$R7 \leftarrow R7 + 1; \{Z, C, V, N\} \leftarrow Mem[R7][3:0]$$

 $\mathbf{N} \leftarrow \mathbf{N}$

 $Z \leftarrow Z$

 $V \leftarrow V$

 $C \leftarrow C$

Description

Increment the stack pointer (R7) by one. Then load content of status flags with lower 4 bits of value retrieved from stack using address held in stack pointer (R7).

Addressing Modes: Register Indirect, Preincrement.

5 Programming Tips

Lorem Ipsum...

6 Assembler

The current instruction set architecture includes an assembler for converting symbolic sequences into machine code. This chapter outlines the required formatting and available features of this assembler.

6.1 Instruction Formatting

Each instruction must be formatted using the following syntax, here "[...]" indicates an optional field:

```
[.LABELNAME] MNEMONIC, OPERANDS, ..., :[COMMENTS]
eg. .loop ADDI, R5, R3, #5 :Add 5 to R3
```

Comments may be added by preceding them with either: or;.

Accepted general purpose register values are: R0, R1, R2, R3, R4, R5, R6, R7, SP. These can be upper or lower case and SP is equivalently evaluated to R7.

Branch instructions can take either a symbolic or numeric value. Where a numeric must be relative and between -32 and 31 for a JMP instruction, or between -128 and 127 for any other branch type. If the branch exceeds the accepted range, the assembler will flag an error message.

All label names must begin with a '.' while .ISR/.isr and .define are special cases used for the interrupt service routine and variable definitions respectively.

Instruction-less or comments only lines are allowed within the assembly file.

Special Case Label

The .ISR/.isr label is reserved for the interrupt service routine and may be located anywhere within the file but must finish with a 'RETI' instruction and be no longer than 126 lines of code. Branches may occur within the ISR, but are not allowed into this subroutine with the exception of a return from a separate subroutine.

6.2 Assembler Directives

Symbolic label names are supported for branch-type instructions. Following the previous syntax definition for '.LABELNAME', they can be used instead of numeric branching provided they branch no further than the maximum distance allowed for the instruction used. Definitions are supported by the assembler. They are used to assign meaningful names to the GPRs to aid with programming. Definitions can occur at any point within the file and create a mapping from that point onwards. Different names can be assigned to the same register, but only one is valid at a time.

The accepted syntax for definitions is:

.define NAME REGISTER

6.3 Running The Assembler

The assembler reads a '.asm' file and outputs a '.hex' file in hexadecimal format. It is run by typing "./assemble filename" at the command line when in the directory of both the assembler executable and the program assembly file. "filename" does not have to include the .asm file extension. The outputted file is saved to the same directory as the input file.

HSL: I'm going to add an option parser to make the UI a bit easier. This section is likely to change a fair amount

Typing -h or -help instead of the file name will bring up the help menu with version information and basic formatting support.

6.4 Error Messages

Code	Description
ERROR1	Instruction mneumonic is not recognized
ERROR2	Register code within instruction is not recognized
ERROR3	Branch condition code is not recognised
ERROR4	Attempting to branch to undefined location
ERROR5	Instruction mneumonic is not recognized
ERROR6	Attempting to shift by more than 16 or perform a negative shift
ERROR7	Magnitude of immediate value for ADDI, ADCI, SUBI, SUCI, LDW or STW is too large
ERROR8	Magnitude of immediate value for CMPI or JMP is too large
ERROR9	Magnitude of immediate value for ADDIB, SUBIB, LUI or LLI is too large
ERROR10	Attempting to jump more than 127 forward or 128 backwards
ERROR11	Duplicate symbolic link names
ERROR12	Illegal branch to ISR
ERROR13	Multiple ISRs in file
ERROR14	Invalid formatting for .define directive

7 Programs

Every example program in this section uses R7 as a stack pointer which is initialised to the by the program to 0x07D0 using the LUI and LLI instructions. It is possible a stack is not required in which case no initialisation is needed and R7 can be used as a general purpose register.

7.1 Multiply

The code for the multiply program is held in appendix A.1 listing 2. Capable of performing multiplication of two unsigned eight bit numbers to produce a single sixteen bit output. The eight bit numbers are read from the sixteen input switches and then split in to lower and upper bytes which are then multiplied. The resulting sixteen bit word is placed upon the LEDs before reaching a terminating loop. A shift and add algorithm is implemented and a trade of between code size and execution time is made by loop unrolling the sixteen stages.

The algorithm is described using C in listing 1. In the every loop the state of the lowest bit in the multiplier byte controls the accumulator. The multiplier is shifted right and the quotient is shifted left (multiplied by two).

```
unsigned short multi(unsigned char mul, unsigned char quo) {
    unsigned char M,Q,i;
    unsigned short A;
    A = 0; M = mul; Q = quo;
    for(i=0;i<16;i++){
        if(M[0] == 1) {
            A = A + Q;
        }
        Q = Q << 1;
        M = M >> 1;
    }
    return A;
}
```

Listing 1: shiftAndAdd.c

7.2 Factorial

The code for the factorial program is held in appendix A.2 listing 3.

7.3 Random

The code for the random program is held in appendix A.3 listing 4.

7.4 Interrupt

The code for the interrupt program is held in appendix A.4 listing 5.

8 Simulation

8.1 Running the simulations

Describe sim.py

What it does, why it is needed

How to run for each of the behavioural, extracted and mixed

NEED TO CHANGE SIM.PY TO RUN USING IAINS STRUCTURE (/home/user/design/fcde...)

Clock cycles for each of the programs

Register window - need to do one. Description of also.

A Code Listings

All code listed in this section is passed to the assembler as is and has been verified using the final design of the processor.

A.1 Multiply

```
LUI SP, \#7
                             : Init SP
           LLI SP, #208
           LUI R0, \#8
                             ; SWs ADDR
           LLI R0, #0
           LDW R0, [R0, #0]
                             ; READ SWs
           LUI R1, #0
           LLI R1, #255
                             ; 0x00FF in R1
                             ; Lower byte SWs in R1
           AND R1, R0, R1
           LSR R0, R0, #8
                               Upper byte SWs in R0
           PUSH R0
10
           PUSH R1
11
           BWL .multi
                             : Run Subroutine
12
           POP R1
                               Result
13
           ADDIB SP,#1
                             ; Duummy pop
14
           LUI R4, #8
15
           LLI R4, #1
                               Address of LEDS
16
           STW R1, [R4, #0]
                               Result on LEDS
17
  .end
           BR .end
                               Finish loop
18
  .multi
          LDW R2, [SP, \#0]
                             ; R2 - Multiplier
19
           LDW R3, [SP, #1]
                             ; R3 - Quotient
20
                               R4 - Accumulator
           SUB R4, R4, R4
21
                             ; R6 - Constant 1
           LUI R6,#0
22
```

```
LLI R6,#1
                                ; R1 - CMP var
23
            AND R1, R2, R6
                                  Stage 1
24
            CMPI R1,#0
                                  LSb?
25
            BE . sh1
26
                                ; (LSb = 1)?
            ADD R4, R4, R3
^{27}
  .sh1
            LSL R3, R3, #1
28
            LSR R2, R2, #1
29
            AND R1, R2, R6
                                ; Stage 2
30
            CMPI R1,#0
31
            BE . sh2
32
            ADD R4, R4, R3
33
  .sh2
            LSL R3, R3, #1
34
            LSR R2,R2,\#1
35
            AND R1, R2, R6
                                ; Stage 3
36
            CMPI R1,#0
37
            BE . sh3
38
            ADD R4, R4, R3
39
  .sh3
            LSL R3, R3, #1
40
            LSR R2, R2, #1
41
            AND R1, R2, R6
                                ; Stage 4
42
            CMPI R1,#0
43
            BE . sh4
44
            ADD R4, R4, R3
45
            LSL R3, R3, #1
  .sh4
46
            LSR R2, R2, #1
47
            AND R1, R2, R6
                                ; Stage 5
48
49
            CMPI R1,#0
            BE .sh5
50
            ADD R4, R4, R3
51
  .sh5
            LSL R3, R3, #1
52
            LSR R2, R2, #1
53
            AND R1, R2, R6
                                ; Stage 6
54
            CMPI R1,#0
55
            BE .sh6
56
            ADD R4, R4, R3
57
  .\mathrm{sh}\,6
            LSL R3, R3, #1
58
59
            LSR R2, R2, \#1
            AND R1, R2, R6
                                ; Stage 7
60
            CMPI R1,#0
61
            BE . sh7
62
            ADD R4, R4, R3
63
  .sh7
            LSL R3, R3, #1
64
65
            LSR R2, R2, \#1
            AND R1, R2, R6
                                ; Stage 8
66
            CMPI R1,#0
67
```

```
68 BE .sh8
69 ADD R4,R4,R3
70 .sh8 SIW R4,[SP,#0] ; Res on stack frame
71 RET
```

Listing 2: multiply.asm

A.2 Factorial

```
LUI R7, #7
           LLI R7, #208
           LUI R0, #8
                             ; Address in R0
3
           LLI R0, #0
           LDW R0, [R0, #0]
                             ; Read switches into R0
                             ; Calculate only 8 or less
           LUI R1,#0
           LLI R1,#8
           CMP R1, R0
           BE .do
9
           SUBIB R1,#1
10
           AND R0, R0, R1
11
  .do
           PUSH R0
                             ; Pass para
12
           BWL .fact
                             ; Run Subroutine
13
           POP R0
                               Para overwritten with result
14
           LUI R4, #8
15
                             ; Address of LEDS
           LLI R4, #1
16
           STW R0, [R4,#0]
                               Result on LEDS
17
  .end
           BR .end
                             ; finish loop
18
           PUSH R0
  .fact
19
           PUSH R1
20
           PUSH LR
21
           LDW R1, [SP, #3]
                             ; Get para
22
           ADDIB R1,\#0
23
           BE .retOne
                             ; 0! = 1
24
           SUBI R0, R1, #1
25
           PUSH R0
                             ; Pass para
26
           BWL .fact
                             ; The output from fact to multi remains
27
      on the stack
           PUSH R1
                             ; Pass para
28
           BWL .multi
29
           POP R1
                               Get res
30
           ADDIB SP,#1
                             ; POP
31
           STW R1, [SP, #3]
32
           POP LR
33
           POP R1
34
```

```
POP R0
35
           RET
36
  .retOne ADDIB R1,#1
                              ; Trade off code size to avoid jump
37
      checking
           STW R1, [SP, #3]
38
           POP LR
39
           POP R1
40
           POP R0
41
           RET
42
           PUSH R2
                               ; R2 is M
  .multi
43
           PUSH R3
                               ; R3 is Q
44
           PUSH R4
                               ; R4 Is ACC
45
           PUSH R6
                               ; R6 is 1
46
           PUSH R1
                               ; R1 is temp
47
           LDW R2, [SP, #5]
48
           LDW R3, [SP, #6]
49
           SUB R4, R4, R4
50
           LUI R6,#0
51
           LLI R6,#1
                               ; load 1 into R6 for compare
52
           AND R1, R2, R6
                               ; Loop unroll for maximum fastness
53
           CMPI R1,#0
54
           BE .sh1
55
           ADD R4, R4, R3
56
  .sh1
           LSL R3, R3, #1
57
           LSR R2, R2, #1
58
           AND R1, R2, R6
59
           CMPI R1,#0
60
           BE .sh2
61
           ADD R4, R4, R3
62
  .sh2
           LSL R3, R3, #1
63
           LSR R2, R2, #1
64
           AND R1, R2, R6
65
           CMPI R1,#0
66
           BE .sh3
67
           ADD R4, R4, R3
68
  .sh3
           LSL R3, R3, #1
69
70
           LSR R2, R2, \#1
           AND R1, R2, R6
71
           CMPI R1,#0
72
           BE .sh4
73
           ADD R4, R4, R3
74
  .sh4
           LSL R3, R3, #1
75
76
           LSR R2,R2,\#1
           AND R1, R2, R6
77
           CMPI R1,#0
78
```

```
{\rm BE}\ .\,{\rm sh}\,5
79
              ADD R4, R4, R3
80
    .\,\mathrm{sh}\,5
              LSL R3, R3, #1
81
              LSR R2, R2, #1
82
              AND R1, R2, R6
83
              CMPI R1,\#0
84
              BE .sh6
85
              ADD R4, R4, R3
86
    .\,\mathrm{sh}\,6
              LSL R3,R3,\#1
87
              LSR R2,R2,\#1
88
              AND R1, R2, R6
89
              CMPI R1,#0
90
              BE . sh7
91
              ADD R4, R4, R3
92
    .\,\mathrm{sh}\,7
              LSL R3, R3, #1
93
              LSR R2, R2, #1
94
              AND R1, R2, R6
95
              CMPI R1,\#0
96
              BE .sh8
97
              ADD R4, R4, R3
98
              LSL R3, R3, #1
99
    .sh8
              LSR R2, R2, #1
100
              AND R1, R2, R6
101
              CMPI R1,#0
102
103
              BE .sh9
              ADD R4, R4, R3
104
    .sh9
              LSL R3, R3, #1
105
              LSR R2,R2,\#1
106
              AND R1, R2, R6
107
              CMPI R1,#0
108
              BE .sh10
109
              ADD R4, R4, R3
110
    .\mathrm{sh}10
              LSL R3, R3, #1
111
              LSR R2, R2, #1
112
              AND R1, R2, R6
113
              CMPI R1,#0
114
115
              BE .sh11
              ADD R4, R4, R3
116
    .\mathrm{sh}11
              LSL R3, R3, #1
117
              LSR R2, R2, \#1
118
              AND R1, R2, R6
119
120
              CMPI R1,\#0
              BE .sh12
121
              ADD R4, R4, R3
122
              LSL R3, R3, #1
123 | .sh 12
```

```
LSR R2, R2, \#1
124
             AND R1, R2, R6
125
             CMPI R1,#0
126
             BE .sh13
127
             ADD R4, R4, R3
128
   . sh13
             LSL R3, R3, #1
129
             LSR R2, R2, \#1
130
             AND R1, R2, R6
131
             CMPI R1,#0
132
             BE . sh14
133
             ADD R4, R4, R3
134
   .sh14
             LSL R3, R3, #1
135
             LSR R2,R2,\#1
136
             AND R1, R2, R6
137
             CMPI R1,#0
138
             BE .sh15
139
             ADD R4, R4, R3
140
   . sh15
             LSL R3, R3, #1
141
             LSR R2, R2, #1
142
             AND\ R1\,,R2\,,R6
143
             CMPI R1,#0
144
             BE\ .sh16
145
             ADD R4, R4, R3
146
   . sh16
             LSL R3, R3, #1
147
             LSR R2, R2, #1
148
             STW R4, [SP, #5]
149
             POP R1
150
             POP R6
151
             POP R4
152
             POP R3
153
             POP R2
154
             RET
155
```

Listing 3: factorial.asm

A.3 Random

```
LUI R7, #7
          LLI R7, #208
2
3
          LUI R0, #8
                            ; Address in R0
          LLI R0, \#0
4
          LDW R0, [R0, #0]
5
                              Read switches into R0
          LUI R1, #8
6
7
          LLI R1, #1
                            ; Address of LEDS
```

```
PUSH R0
           BWL .rand
  .loop
           BWL .rand
                                2
10
                               ; 3
           BWL .rand
11
           BWL .rand
12
           BWL .rand
                                5
13
           BWL .rand
14
           BWL .rand
15
           BWL .rand
                                8
16
           BWL .rand
                                9
17
           BWL .rand
                                10
18
           BWL .rand
                                11
19
           BWL .rand
                                12
20
           BWL .rand
                                13
21
           BWL .rand
                                14
22
           BWL .rand
                                15
23
           BWL .rand
                                16
24
           LDW R0, [SP, #0]
                                No POP as re-run
25
           STW R0, [R1,#0]
                              ; Result on LEDS
26
           BR .loop
27
           LDW R2, [SP, \#0]
                               ; Linear feedback shift register sim
28
  .rand
           LUI R3,#0
                                Three
29
           LLI R3,#3
30
           AND R4, R3, R2
                                Bottom two bits of input
31
32
           LSR R5, R2,#1
           CMP R4, R3
                                Three
33
           BE .done
34
           SUB R3, R3, R3
35
           CMP R4, R3
                               ; Zero
36
           BE .done
37
           LUI R3,#128
38
           LLI R3,#0
39
           OR R5, R5, R3
40
  .done
           STW R5, [SP, \#0]
41
           RET
42
```

Listing 4: random.asm

A.4 Interrupt

```
DISI ; Reset is off anyway
LUI R7, #7
LLI R7, #208
LUI R0, #1 ; R0 is read ptr 0x0100
```

```
0 \times 0102
           ADDI R1, R0, #2
5
           STW R1, [R0,#0]
                               Read ptr set to
                                                    0 x 0 1 0 2
6
           STW R1, [R0,#1]
                               Write ptr set to
                                                   0x0102
7
           LUI R0,#160
                             ; Address of Serial control reg
                             ; Data to enable ints
           LLI R1,#01
9
           STW R1, [R0, #1]
                             ; Store 0x001 @ 0xA001
10
                             ; main line -1 in .main
           LLI R3,#18
11
           ENAI
12
           BR .main
13
           DISI
14
  .isr
           STF
                             ; Keep flags
15
           PUSH R0
                             ; Save only this for now
16
           LUI R0,#160
17
           LLI R0,#0
18
                             ; R1 contains read serial data
           LDW R0, [R0,#0]
19
           ENAI
20
           PUSH R1
^{21}
           PUSH R2
22
           PUSH R3
23
           PUSH R4
24
           LUI R1,#1
25
           LLI R1,#0
26
                             ; R2 contains read ptr
           LDW R2, [R1, \#0]
27
           ADDI R3,R1,#1
28
           LDW R4, [R3, #0]
                             ; R4 contain the write ptr
29
                             ; Get out if W == R - 1
           SUBIB R2,#1
30
           CMP R4, R2
31
           BE .isrOut
32
           ADDIB R2, #1
33
           LUI R1,#1
34
           LLI R1,#2
35
           CMP R2, R1
36
           BNE .write
37
           ADDIB R1,#3
38
           CMP R4.R1
39
           BE .isrOut
40
41
  .write
          STW R0, [R4, #0]
                             ; Write to buffer
           ADDIB R4, #1
42
           LUI R1,#1
43
           LLI R1,#6
44
           CMP R1, R4
45
46
           BNE .wrapW
47
           SUBIB R4,#4
  .wrapW STW R4, [R3,#0]; Inc write ptr
49 .isrOut POP R4
```

```
POP R3
50
           POP R2
51
           POP R1
52
           POP R0
53
           LDF
54
           RETI
55
           LUI R0, #1
                              ; Read ptr address in R0
  .main
56
57
           LLI R0, #0
           LDW R2, [R0, #0]
                             ; Read ptr in R2
58
           LDW R3, [R0, #1]
                                Write ptr in R3
59
           CMP R2, R3
60
           BE .main
                              ; Jump back if the same
61
           LDW R3, [R2,#0]
                              ; Load data out of buffer
62
           ADDIB R2, #1
                              ; Inc read ptr
63
           SUB R0, R0, R0
64
           LUI R0,#1
65
           LLI R0,#6
66
           SUB R0, R0, R2
67
           BNE .wrapR
68
           SUBIB R2,#4
69
           LUI R0, #1
  .wrapR
                              ; Read ptr address in R0
70
           LLI R0, #0
71
           STW R2, [R0, \#0]
                             ; Store new read pointer
72
           SUB R4, R4, R4
73
           LLI R4,#15
74
           AND R3, R4, R3
75
           CMPI R3,#8
76
           BE .do
77
           LLI R4,#7
78
           AND R3, R3, R4
79
  .do
           PUSH R3
80
           BWL .fact
81
           POP R3
82
           LUI R4,#8
83
                              ; Address of LEDs
           LLI R4,#1
84
           STW R3, [R4,#0]
                              ; Put factorial on LEDs
85
86
           BR .main
                              ; look again
           PUSH R0
  . fact
87
           PUSH R1
88
           PUSH LR
89
           LDW R1, [SP,#3]
                              ; Get para
90
           ADDIB R1,#0
91
           BE .retOne
                              ; 0! = 1
92
           SUBI R0, R1, #1
93
           PUSH R0
                              ; Pass para
94
```

```
BWL .fact
                                ; The output from fact to multi remains
95
       on the stack
            PUSH R1
                                  Pass para
96
            BWL .multi
            POP R1
                                  Get res
98
            ADDIB SP, #1
                                ; POP
99
            STW R1, [SP, #3]
100
            POP LR
101
            POP R1
102
            POP R0
103
            RET
104
   .retOne ADDIB R1,#1
                               ; Trade off code size to avoid jump
105
       checking
            STW R1, [SP, #3]
106
            POP LR
107
            POP R1
108
            POP R0
109
            RET
110
            PUSH R2
                                ; R2 is M
   .multi
111
            PUSH R3
                                 R3 is Q
112
            PUSH R4
                                  R4 Is ACC
113
                                ; R6 is 1
            PUSH R6
114
            PUSH R1
                                ; R1 is temp
115
            LDW R2, [SP, #5]
116
            LDW R3, [SP, #6]
117
            SUB R4, R4, R4
118
            LUI R6,#0
119
            LLI R6,#1
                                ; load 1 into R6 for compare
120
            AND R1, R2, R6
                                ; Loop unroll for maximum fastness
121
            CMPI R1,#0
122
            BE .sh1
123
            ADD R4, R4, R3
124
   .sh1
            LSL R3, R3, #1
125
            LSR R2, R2, #1
126
            AND R1, R2, R6
127
            CMPI R1,#0
128
129
            BE . sh 2
            ADD R4, R4, R3
130
   .sh2
            LSL R3, R3, #1
131
            LSR R2, R2, #1
132
            AND R1, R2, R6
133
134
            CMPI R1,\#0
            BE . sh3
135
            ADD R4, R4, R3
136
            LSL R3, R3, #1
137 | .sh3
```

```
LSR R2, R2, \#1
138
             AND R1, R2, R6
139
             CMPI R1,#0
140
             BE . sh4
141
             ADD R4, R4, R3
142
   .sh4
             LSL R3, R3, #1
143
             LSR R2, R2, #1
144
             AND R1, R2, R6
145
             CMPI R1,#0
146
             BE .sh5
147
             ADD R4, R4, R3
148
             LSL R3, R3, #1
   .sh5
149
             LSR R2,R2,\#1
150
             AND R1, R2, R6
151
             CMPI R1,#0
152
             BE .sh6
153
             ADD R4, R4, R3
154
   .sh6
             LSL R3, R3, #1
155
             LSR R2, R2, #1
156
             AND\ R1\,,R2\,,R6
157
             CMPI R1,#0
158
             BE . sh7
159
             ADD R4, R4, R3
160
   .\,\mathrm{sh}\,7
             LSL R3, R3, #1
161
162
             LSR R2, R2, #1
             AND R1, R2, R6
163
             CMPI R1,#0
164
             BE .sh8
165
             ADD R4, R4, R3
166
   .sh8
             LSL R3, R3, #1
167
             LSR R2, R2, #1
168
             AND R1, R2, R6
169
             CMPI R1,#0
170
             BE \ .sh9
171
             ADD R4, R4, R3
172
   .sh9
             LSL R3, R3, #1
173
174
             LSR R2, R2, \#1
             AND R1, R2, R6
175
             CMPI R1,#0
176
             BE .sh10
177
             ADD R4, R4, R3
178
   .\mathrm{sh}10
179
             LSL R3, R3, #1
             LSR R2,R2,\#1
180
             AND R1, R2, R6
181
             CMPI R1,#0
182
```

```
BE .sh11
183
              ADD R4, R4, R3
    .\mathrm{sh}11
              LSL R3, R3, #1
185
              LSR R2, R2, #1
186
              AND R1, R2, R6
187
              CMPI R1,#0
188
              BE\ .sh12
189
              ADD R4, R4, R3
190
    .\,\mathrm{sh}\,1\,2
              LSL R3,R3,\#1
191
              LSR R2, R2, #1
192
              AND R1, R2, R6
193
              CMPI R1,#0
194
              BE .sh13
195
              ADD R4, R4, R3
196
    .\,\mathrm{sh}\,13
              LSL R3, R3, #1
197
198
              LSR R2, R2, #1
              AND R1, R2, R6
199
              CMPI R1,\#0
200
              BE .sh14
201
              ADD R4, R4, R3
202
    .\,\mathrm{sh}\,14
              LSL R3, R3, #1
203
              LSR R2, R2, #1
204
              AND R1, R2, R6
205
              CMPI R1,#0
206
              BE .sh15
207
              ADD R4, R4, R3
208
209
    . sh15
              LSL R3, R3, #1
              LSR R2, R2, #1
210
              AND R1, R2, R6
211
              CMPI R1,#0
212
              BE .sh16
213
              ADD R4, R4, R3
214
    . sh16
              LSL R3, R3, #1
215
              LSR R2, R2, #1
216
              STW R4, [SP, #5]
217
              POP R1
218
219
              POP R6
              POP R4
220
              POP R3
221
              POP R2
222
              RET
223
```

Listing 5: interrupt.asm