ELEC6027 - VLSI Design Project : Programmers Guide

Team R4

24th April, 2014

1 Introduction

Lorem Ipsum...

2 Architecture

Lorem Ipsum...

3 Register Description

Lorem Ipsum...

4 Instruction Set

The complete instruction set architecture includes a number of instructions for performing calculations on data, moving data between external memory and general purpose registers, transfer of control within a program and interrupt handling.

All instructions implemented by this architecture fall into one of 6 groups, categorized as follows:

- Data Manipulation Arithmetic, Logical, Shifting
- Byte Immediate Arithmetic, Byte Load
- Data Transfer Memory Access
- Control Transfer (Un)conditional Branching
- Stack Operations Push, Pop
- Interrupts Enabling, Status Storage, Returning

There is only one addressing mode associated with each instruction, generally following these groupings:

- Data Manipulation Register-Register, Register-Immediate
- Byte Immediate Register-Immediate
- Data Transfer Base Plus Offset
- Control Transfer PC Relative, Register-Indirect, Base Plus Offset
- Stack Operations Register-Indirect Preincrement/Postdecrement
- Interrupts Register-Indirect Preincrement/Postdecrement

4.1 General Instruction Formatting

Instruction Type	Sub-Type	15 14 13 12	2 11 10 9	8 7 6 5 4	3 2 1 0

A1	Data Manipulation	Register		Or	oco	ما			Rd	Ra		Rb		X	X
A2	Bata Manipulation	Immediate		O _I)CO(ıc			Rd	Ra		im	m4	/5	
В	Byte Immediate			$O_{\rm I}$	oco	de			Rd		in	nm	3		
С	Data Transfer		0	LS	0	0	0		Rd	Ra		in	nm	5	
D1	Control Transfer	Others	1	1	1	1	0	C	ond.		in	nm	3		
D2	Control Transfer	Jump	1	1	1	1	U		onu.	Ra		ir	nm	5	
Е	Stack Operations		0	U	0	0	1	L	X X	Ra	0	0	0	0	1
F	Interrupts		1	1	0	0	1	IC	ond.	1 1 1	X	X	X	X	X

Instruction Field Definitions

Opcode: Operation code as defined for each instruction

Rd: Destination Register

Ra: Source register 1

Rb: Source register 2

immX: Immediate value of length X

Cond.: Branching condition code as defined for branch instructions

ICond.: Interrupt instruction code as defined for interrupt instructions

LS: 0=Load Data, 1=Store Data

U: 1=PUSH, 0=POP

L: 1=Use Link Register, 0=Use GPR

Pseudocode Notation

Symbol	Meaning
\leftarrow , \rightarrow	Assignment
Result[x]	Bit x of result
Ra[x: y]	Bit range from x to y of register Ra
+Ra	Positive value in Register Ra
-Ra	Negative value in Register Ra
<	Numerically greater than
>	Numerically less than
<<	Logical shift left
>>	Logical shift right
>>>	arithmetic shift right
Mem[val]	Data at memory location with address val
$\{x, y\}$	Contatenation of x and y to form a 16-bit value
(cond)?	Operation performed if <i>cond</i> evaluates to true
!	Bitwise Negation

Use of the word UNPREDICTABLE indicates that the resultant flag value after operation execution will not be indicative of the ALU result. Instead its value will correspond to the result of an undefined arithmetic operation and as such should not be used.

4.2 ADD Add Word

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	1	0		Rd			Ra			Rb		X	X

Syntax

ADD Rd, Ra, Rb

eg. ADD R5, R3, R2

Operation

$$Rd \leftarrow Ra + Rb$$

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$

 $V \leftarrow if (+Ra \text{ and } +Rb \text{ and } -Result) \text{ or }$

(-Ra and -Rb and +Result) then 1, else 0

 $C \leftarrow if (Result > 2^{16} - 1) or$

(Result $< -2^{16}$) then 1, else 0

Description

The 16-bit word in GPR[Ra] is added to the 16-bit word in GPR[Rb] and the result is placed into GPR[Rd].

4.3 ADDI

Add Immediate

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	1	0	-	Rd			Ra			i	mm	5	

Syntax

ADDI Rd, Ra, #imm5

eg. ADDI R5, R3, #7

Operation

$$Rd \leftarrow Ra + \#imm5$$

$$N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$$

$$Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$$

$$V \leftarrow if (+Ra \text{ and } +\#imm5 \text{ and } -Result) \text{ or }$$

$$(-Ra \text{ and } -\#\text{imm5} \text{ and } +R\text{esult}) \text{ then } 1, \text{ else } 0$$

$$C \leftarrow if (Result > 2^{16} - 1) or$$

(Result
$$< -2^{16}$$
) then 1, else 0

Description

The 16-bit word in GPR[Ra] is added to the sign-extended 5-bit value given in the instruction and the result is placed into GPR[Rd].

4.4 ADDIB

Add Immediate Byte

Format

15	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0		0	0	1	1	-	Rd					im	m8			

Syntax

ADDIB Rd, #imm8

eg. ADDIB R5, #93

Operation

$$Rd \leftarrow Rd + \#imm8$$

$$N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$$

$$Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$$

$$V \leftarrow if (+Rd \text{ and } +\#imm8 \text{ and -Result}) \text{ or }$$

$$(-Rd \text{ and } -\#imm8 \text{ and } +Result) \text{ then } 1, \text{ else } 0$$

$$C \leftarrow if (Result > 2^{16} - 1) or$$

(Result
$$< -2^{16}$$
) then 1, else 0

Description

The 16-bit word in GPR[Rd] is added to the sign-extended 8-bit value given in the instruction and the result is placed into GPR[Rd].

4.5 ADC

Add Word With Carry

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	0	0		Rd			Ra			Rb		X	X

Syntax

ADC Rd, Ra, Rb

eg. ADC R5, R3, R2

Operation

$$Rd \leftarrow Ra + Rb + C$$

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$

 $V \leftarrow if (+Ra \text{ and } +(Rb+CFlag) \text{ and -Result}) \text{ or}$

(-Ra and -(Rb+CFlag) and +Result) then 1, else 0

 $C \leftarrow if (Result > 2^{16} - 1) or$

(Result $< -2^{16}$) then 1, else 0

Description

The 16-bit word in GPR[Ra] is added to the 16-bit word in GPR[Rb] with the added carry in set according to the Carry flag from previous operation, and the result is placed into GPR[Rd].

4.6 ADCI

Add Immediate With Carry

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	0	1	-	Rd			Ra			i	mm	5	

Syntax

ADCI Rd, Ra, #imm5

eg. ADCI R5, R4, #7

Operation

$$Rd \leftarrow Ra + \#imm5 + C$$

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$

 $V \leftarrow if (+Ra \text{ and } +(\#imm5+CFlag) \text{ and } -Result) \text{ or }$

(-Ra and -(#imm5+CFlag) and +Result) then 1, else 0

 $C \leftarrow if (Result > 2^{16} - 1) or$

(Result $< -2^{16}$) then 1, else 0

Description

The 16-bit word in GPR[Ra] is added to the sign-extended 5-bit value given in the instruction with carry in set according to the Carry flag from previous operation, and the result is placed into GPR[Rd].

4.7 NEG

Negate Word

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	1	0		Rd			Ra			Rb		X	X

Syntax

NEG Rd, Ra

eg. NEG R5, R3

Operation

$$Rd \leftarrow 0 - Ra$$

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$

 $V \leftarrow if (+Ra \text{ and } +Rb \text{ and } -Result) \text{ or }$

(-Ra and -Rb and +Result) then 1, else 0

 $C \leftarrow if (Result > 2^{16} - 1) or$

(Result $< -2^{16}$) then 1, else 0

Description

The 16-bit word in GPR[Ra] is added to the 16-bit word in GPR[Rb] and the result is placed into GPR[Rd].

4.8 SUB Subtract Word

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	1	0	-	Rd			Ra			Rb		X	X

Syntax

SUB Rd, Ra, Rb

eg. SUB R5, R3, R2

Operation

$$\mathrm{Rd} \leftarrow \mathrm{Ra} - \mathrm{Rb}$$

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$

 $V \leftarrow if (+Ra \text{ and } +Rb \text{ and } -Result) \text{ or }$

(-Ra and -Rb and +Result) then 1, else 0 $\,$

 $C \leftarrow if (Result > 2^{16} - 1) or$

(Result $< -2^{16}$) then 1, else 0

Description

The 16-bit word in GPR[Rb] is subtracted from the 16-bit word in GPR[Ra] and the result is placed into GPR[Rd].

4.9 SUBI

Subtract Immediate

Format

1!	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0)	1	1	1	0	-	Rd			Ra			i	mm	5	

Syntax

SUBI Rd, Ra, #imm5

eg. SUBI R5, R3, #7

Operation

$$Rd \leftarrow Ra - \#imm5$$

$$N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$$

$$Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$$

$$V \leftarrow if (+Ra \text{ and } +\#imm5 \text{ and } -Result) \text{ or }$$

$$C \leftarrow if (Result > 2^{16} - 1) or$$

(Result
$$< -2^{16}$$
) then 1, else 0

Description

The sign extended 5-bit value given in the instruction is subtracted from the 16-bit word in GPR[Ra] and the result is placed into GPR[Rd].

4.10 **SUBIB**

Subtract Immediate Byte

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	1	1	-	Rd					im	m8			

Syntax

SUBIB Rd, #imm8

eg. SUBIB R5, #93

Operation

$$Rd \leftarrow Rd - \#imm8$$

$$N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$$

$$Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$$

$$V \leftarrow if (+Rd \text{ and } +\#imm8 \text{ and -Result}) \text{ or }$$

$$(-Rd \text{ and } -\#imm8 \text{ and } +Result) \text{ then } 1, \text{ else } 0$$

$$C \leftarrow if (Result > 2^{16} - 1) or$$

(Result
$$< -2^{16}$$
) then 1, else 0

Description

The 8-bit immediate value given in the instruction is subtracted from the 16-bit word in GPR[Rd] and the result is placed into GPR[Rd].

4.11 SUC

Subtract Word With Carry

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	0	0		Rd			Ra			Rb		X	X

Syntax

SUC Rd, Ra, Rb

eg. SUC R5, R3, R2

Operation

$$Rd \leftarrow Ra - Rb - C$$

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$

 $V \leftarrow if \; (+Ra \; and \; + (Rb\text{-}CFlag) \; and \; \text{-}Result) \; or \;$

(-Ra and -(Rb-CFlag) and +Result) then 1, else 0

 $C \leftarrow if (Result > 2^{16} - 1) or$

(Result $< -2^{16}$) then 1, else 0

Description

The 16-bit word in GPR[Rb] is subtracted from the 16-bit word in GPR[Rb] with the subtracted carry in set according to the Carry flag from previous operation, and the result is placed into GPR[Rd].

4.12 SUCI

Subtract Immediate With Carry

Format

15	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0		1	1	0	1		Rd			Ra			i	mm	5	

Syntax

SUCI Rd, Ra, #imm5

eg. SUCI R5, R4, #7

Operation

$$Rd \leftarrow Ra - \#imm5 - C$$

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$

 $V \leftarrow if (+Ra \text{ and } +(\#imm5\text{-}CFlag) \text{ and -}Result) \text{ or}$

(-Ra and -(#imm5-CFlag) and +Result) then 1, else 0

 $C \leftarrow if (Result > 2^{16} - 1) or$

(Result $< -2^{16}$) then 1, else 0

Description

The 5-bit immediate value in instruction is subtracted from the 16-bit word in GPR[Ra] with the subtracted carry in set according to the Carry flag from previous operation, and the result is placed into GPR[Rd].

4.13 CMP

Compare Word

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	1	1	-	Rd			Ra			Rb		X	X

Syntax

CMP Ra, Rb

eg. CMP R3, R2

Operation

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$

 $V \leftarrow if (+Ra \text{ and } +Rb \text{ and } -Result) \text{ or }$

(-Ra and -Rb and +Result) then 1, else 0

 $C \leftarrow if (Result > 2^{16} - 1) or$

(Result $< -2^{16}$) then 1, else 0

Description

The 16-bit word in GPR[Rb] is subtracted from the 16-bit word in GPR[Ra] and the status flags are updated without saving the result.

4.14 CMPI

Compare Immediate

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	1	1	-	Rd			Ra			i	nm	5	

Syntax

CMPI Ra, #imm5

eg. CMPI R3, #7

Operation

$$Ra - \#imm5$$

$$N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$$

$$Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$$

$$V \leftarrow if (+Ra \text{ and } +\#imm5 \text{ and } -Result) \text{ or }$$

(-Ra and -#imm5 and +Result) then 1, else 0

$$C \leftarrow if (Result > 2^{16} - 1) or$$

(Result
$$< -2^{16}$$
) then 1, else 0

Description

The sign extended 5-bit value given in the instruction is subtracted from the 16-bit word in GPR[Ra] and the status flags are updated without saving the result.

4.15 AND

Logical AND

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	0	0		Rd			Ra			Rb		X	X

Syntax

AND Rd, Ra, Rb

eg. AND R5, R3, R2

Operation

 $\mathrm{Rd} \leftarrow \mathrm{Ra} \; \mathrm{AND} \; \mathrm{Rb}$

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$

 $V \leftarrow UNPREDICTABLE$

 $\mathbf{C} \leftarrow \mathbf{UNPREDICTABLE}$

Description

The logical AND of the 16-bit words in GPR[Ra] and GPR[Rb] is performed and the result is placed into GPR[Rd].

4.16 OR Logical OR

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	0	0	0	1		Rd			Ra			Rb		X	X	

Syntax

OR Rd, Ra, Rb

eg. OR R5, R3, R2

Operation

 $Rd \leftarrow Ra \ OR \ Rb$

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$

 $V \leftarrow UNPREDICTABLE$

 $\mathbf{C} \leftarrow \mathbf{UNPREDICTABLE}$

Description

The logical OR of the 16-bit words in GPR[Ra] and GPR[Rb] is performed and the result is placed into GPR[Rd].

4.17 XOR

Logical XOR

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	1	1	-	Rd			Ra			Rb		X	X

Syntax

XOR Rd, Ra, Rb

eg. XOR R5, R3, R2

Operation

 $\mathrm{Rd} \leftarrow \mathrm{Ra} \; \mathrm{XOR} \; \mathrm{Rb}$

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$

 $V \leftarrow UNPREDICTABLE$

 $\mathbf{C} \leftarrow \mathbf{UNPREDICTABLE}$

Description

The logical XOR of the 16-bit words in GPR[Ra] and GPR[Rb] is performed and the result is placed into GPR[Rd].

4.18 NOT

Logical NOT

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	1	0	-	Rd			Ra			Rb		X	X

Syntax

NOT Rd, Ra

eg. NOT R5, R3

Operation

 $\mathrm{Rd} \leftarrow \mathrm{NOT} \; \mathrm{Ra}$

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$

 $V \leftarrow UNPREDICTABLE$

 $\mathbf{C} \leftarrow \mathbf{UNPREDICTABLE}$

Description

The logical NOT of the 16-bit word in GPR[Ra] is performed and the result is placed into GPR[Rd].

4.19 NAND

Logical NAND

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	1	0	-	Rd			Ra			Rb		X	X

Syntax

NAND Rd, Ra, Rb

eg. NAND R5, R3, R2

Operation

 $Rd \leftarrow Ra~NAND~Rb$

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$

 $V \leftarrow UNPREDICTABLE$

 $\mathbf{C} \leftarrow \mathbf{UNPREDICTABLE}$

Description

The logical NAND of the 16-bit words in GPR[Ra] and GPR[Rb] is performed and the result is placed into GPR[Rd].

4.20 NOR

Logical NOR

Format

1	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	0	1	1	1	-	Rd			Ra			Rb		X	X

Syntax

NOR Rd, Ra, Rb

eg. NOR R5, R3, R2

Operation

 $\mathrm{Rd} \leftarrow \mathrm{Ra} \; \mathrm{NOR} \; \mathrm{Rb}$

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$

 $V \leftarrow UNPREDICTABLE$

 $\mathbf{C} \leftarrow \mathbf{UNPREDICTABLE}$

Description

The logical NOR of the 16-bit words in GPR[Ra] and GPR[Rb] is performed and the result is placed into GPR[Rd].

4.21 LSL

Logical Shift Left

Format

15											
1	1	1	1	1	Rd		Ra	0	im	m4	

Syntax

LSL Rd, Ra, #imm4

eg. LSL R5, R3, #7

Operation

 $Rd \leftarrow Ra << \#imm4$

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$

 $V \leftarrow UNPREDICTABLE$

 $\mathbf{C} \leftarrow \mathbf{UNPREDICTABLE}$

Description

The 16-bit word in GPR[Ra] is shifted left by the 4-bit amount specified in the instruction, shifting in zeros, and the result is placed into GPR[Rd].

4.22 LSR

Logical Shift Right

Format

15												
1	1	1	0	1	-	Rd		Ra	0	im	m4	

Syntax

LSR Rd, Ra, #imm4

eg. LSR R5, R3, #7

Operation

 $Rd \leftarrow Ra >> \#imm4$

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$

 $V \leftarrow UNPREDICTABLE$

 $\mathbf{C} \leftarrow \mathbf{UNPREDICTABLE}$

Description

The 16-bit word in GPR[Ra] is shifted right by the 4-bit amount specified in the instruction, shifting in zeros, and the result is placed into GPR[Rd].

4.23 ASR

Arithmetic Shift Right

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	0	-	Rd			Ra		0		im	m4	

Syntax

ASR Rd, Ra, #imm4

eg. ASR R5, R3, #7

Operation

 $Rd \leftarrow Ra >>> \#imm4$

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$

 $V \leftarrow UNPREDICTABLE$

 $\mathbf{C} \leftarrow \mathbf{UNPREDICTABLE}$

Description

The 16-bit word in GPR[Ra] is shifted right by the 4-bit amount specified in the instruction, shifting in the sign bit of Ra, and the result is placed into GPR[Rd].

4.24 LDW Load Word

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0]	Rd			Ra			i	mm	5	

Syntax

LDW Rd, [Ra, #imm5]

eg. LDW R5, [R3, #7]

Operation

 $Rd \leftarrow Mem[Ra + \#imm5]$

 $N \leftarrow N$

 $Z \leftarrow Z$

 $V \leftarrow V$

 $\mathbf{C} \leftarrow \mathbf{C}$

Description

Data is loaded from memory at the resultant address from addition of GPR[Ra] and the 5-bit immediate value specified in the instruction, and the result is placed into GPR[Rd].

Addressing Mode: Base Plus Offset.

4.25 STW Store Word

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	-	Rd			Ra			i	mm	5	

Syntax

STW Rd, [Ra, #imm5]

eg. STW R5, [R3, #7]

Operation

 $\text{Mem } [\text{Ra} + \#\text{imm5}] \leftarrow \text{Rd}$

 $N \leftarrow N$

 $Z \leftarrow Z$

 $V \leftarrow V$

 $\mathbf{C} \leftarrow \mathbf{C}$

Description

Data in GPR[Rd] is stored to memory at the resultant address from addition of GPR[Ra] and the 5-bit immediate value specified in the instruction.

Addressing Mode: Base Plus Offset.

4.26 LUI

Load Upper Immediate

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	0	0	-	Rd					im	m8			

Syntax

LUI Rd #imm8

eg. LUI R5, #93

Operation

 $Rd \leftarrow \{\#imm8, 0\}$

 $N \leftarrow N$

 $Z \leftarrow Z$

 $V \leftarrow V$

 $\mathbf{C} \leftarrow \mathbf{C}$

Description

The 8-bit immediate value provided in the instruction is loaded into the top half in GPR[Rd], setting the bottom half to zero.

4.27 LLI

Load Lower Immediate

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	0	1	-	Rd					im	m8			

Syntax

LLI Rd #imm8

eg. LLI R5, #93

Operation

 $Rd \leftarrow \{Rd[15:8], \#imm8\}$

 $N \leftarrow N$

 $\mathbf{Z} \leftarrow \mathbf{Z}$

 $V \leftarrow V$

 $\mathbf{C} \leftarrow \mathbf{C}$

Description

The 8-bit immediate value provided in the instruction is loaded into the bottom half in GPR[Rd], leaving the top half unchanged.

4.28 BR

Branch Always

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	0	0				im	m8			

Syntax

BR LABEL

eg. BR .loop

Operation

$$PC \leftarrow PC + \#imm8$$

$$N \leftarrow N$$

$$Z \leftarrow Z$$

$$V \leftarrow V$$

$$C \leftarrow C$$

Description

Unconditionally branch to the resultant address from addition of PC and the 8-bit immediate value specified in the instruction. LABEL can be both a symbolic name or a numeric value, and is capable of jumping forwards or backwards.

4.29 BNE

Branch If Not Equal

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	1	1	0				im	m8			

Syntax

BNE LABEL

eg. BNE .loop

Operation

$$PC \leftarrow PC + \#imm8 (z==0)$$
?

$$N \leftarrow N$$

$$Z \leftarrow Z$$

$$V \leftarrow V$$

$$C \leftarrow C$$

Description

Conditionally branch to the resultant address from addition of PC and the 8-bit immediate value specified in the instruction if zero status flag (Z) equals zero. LABEL can be both a symbolic name or a numeric value, and is capable of jumping forwards or backwards.

4.30 BE

Branch If Equal

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	1	1	1				im	m8			

Syntax

BE LABEL

eg. BE .loop

Operation

$$PC \leftarrow PC + \#imm8 (z==1)$$
?

$$N \leftarrow N$$

$$Z \leftarrow Z$$

$$V \leftarrow V$$

$$C \leftarrow C$$

Description

Conditionally branch to the resultant address from addition of PC and the 8-bit immediate value specified in the instruction if zero status flag (Z) equals one. LABEL can be both a symbolic name or a numeric value, and is capable of jumping forwards or backwards.

4.31 BLT

Branch If Less Than

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	1	0	0				im	m8			

Syntax

BLT LABEL

eg. BLT .loop

Operation

$$PC \leftarrow PC + \#imm8 (n\&!v OR !n\&v)?$$

$$N \leftarrow N$$

$$Z \leftarrow Z$$

$$V \leftarrow V$$

$$C \leftarrow C$$

Description

Conditionally branch to the resultant address from addition of PC and the 8-bit immediate value specified in the instruction if negative status flag and overflow status flag are not equivalent. LABEL can be both a symbolic name or a numeric value, and is capable of jumping forwards or backwards.

4.32 BGE Branch If Greater Than Or Equal

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	1	0	1				im	m8			

Syntax

BGE LABEL

eg. BGE .loop

Operation

$$PC \leftarrow PC + \#imm8 (n\&v OR !n\&!v)?$$

$$N \leftarrow N$$

$$Z \leftarrow Z$$

$$V \leftarrow V$$

$$C \leftarrow C$$

Description

Conditionally branch to the resultant address from addition of PC and the 8-bit immediate value specified in the instruction if negative status flag and overflow status flag are equivalent. LABEL can be both a symbolic name or a numeric value, and is capable of jumping forwards or backwards.

4.33 BWL

Branch With Link

Format

1	.5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	1	1	0	0	1	1				im	m8			

Syntax

BWL LABEL

eg. BWL .loop

Operation

$$LR \leftarrow PC + 1$$
; $PC \leftarrow PC + \#imm8$

$$N \leftarrow N$$

$$Z \leftarrow Z$$

$$V \leftarrow V$$

$$C \leftarrow C$$

Description

Save the current program counter (PC) value plus one to the link register. Then unconditionally branch to the resultant address from addition of PC and the 8-bit immediate value specified in the instruction. LABEL can be both a symbolic name or a numeric value, and is capable of jumping forwards or backwards.

4.34 RET Return

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	1	0				im	m8			

Syntax

RET eg. RET

Operation

 $\mathrm{PC} \leftarrow \mathrm{LR}$

 $\mathbf{N} \leftarrow \mathbf{N}$

 $\mathbf{Z} \leftarrow \mathbf{Z}$

 $V \leftarrow V$

 $\mathbf{C} \leftarrow \mathbf{C}$

Description

Unconditionally branch to the address stored in the link register (LR).

Addressing Mode: Register-Indirect.

4.35 JMP Jump

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	0	1				im	m8			

Syntax

JMP Ra, #imm5

eg. JMP R3, #7

Operation

 $PC \leftarrow Ra + \#imm5$

 $N \leftarrow N$

 $Z \leftarrow Z$

 $V \leftarrow V$

 $\mathbf{C} \leftarrow \mathbf{C}$

Description

Unconditionally jump to the resultant address from the addition of GPR[Ra] and the 5-bit immediate value specified in the instruction.

Addressing Mode: Base Plus Offset.

4.36 PUSH

Push From Stack

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	L	X	X		Ra		0	0	0	0	1

Syntax

PUSH Ra PUSH RL eg. PUSH R3 eg. PUSH RL

Operation

 $\text{Mem [R7]} \leftarrow \text{reg; R7} \leftarrow \text{R7 - 1}$

 $N \leftarrow N$

 $Z \leftarrow Z$

 $V \leftarrow V$

 $C \leftarrow C$

Description

'reg' corresponds to either a GPR or the link register, the contents of which are stored to the stack using the address stored in the stack pointer (R7). Then Decrement the stack pointer by one.

 ${\bf Addressing\ Modes:\ Register-Indirect,\ Postdecrement.}$

4.37 POP

Pop From Stack

Format

		13											
0	0	0	0	1	L	X	X	Ra	0	0	0	0	1

Syntax

POP Ra POP RL eg. POP R3 eg. POP RL

Operation

$$R7 \leftarrow R7 + 1$$
; $Mem[R7] \leftarrow reg$;

$$N \leftarrow N$$

$$\mathbf{Z} \leftarrow \mathbf{Z}$$

$$\mathbf{V} \leftarrow \mathbf{V}$$

$$\mathbf{C} \leftarrow \mathbf{C}$$

Description

Increment the stack pointer by one. Then 'reg' corresponds to either a GPR or the link register, the contents of which are retrieved from the stack using the address stored in the stack pointer (R7).

 ${\bf Addressing\ Modes:\ Register\text{-}Indirect,\ Preincrement.}$

4.38 RETI

Return From Interrupt

Format

			12													
1	1	0	0	1	0	0	0	1	1	1	X	X	X	X	X	

Syntax

RETI

eg. RETI

Operation

 $PC \leftarrow Mem[R7]$

 $N \leftarrow N$

 $Z \leftarrow Z$

 $V \leftarrow V$

 $\mathbf{C} \leftarrow \mathbf{C}$

Description

Restore program counter to its value before interrupt occured, which is stored on the stack, pointed to be the stack pointer (R7). This must be the last instruction in an interrupt service routine.

Addressing Mode: Register-Indirect.

4.39 ENAI

Enable Interrupts

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	1	0	0	1	1	1	1	X	X	X	X	X

Syntax

ENAI

eg. ENAI

Operation

Set Interrupt Enable Flag

 $\mathbf{N} \leftarrow \mathbf{N}$

 $\mathbf{Z} \leftarrow \mathbf{Z}$

 $V \leftarrow V$

 $\mathbf{C} \leftarrow \mathbf{C}$

Description

Turn on interrupts by setting interrupt enable flag to true (1).

4.40 **DISI**

Disable Interrupts

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	1	0	1	0	1	1	1	X	X	X	X	X

Syntax

DISI

eg. DISI

Operation

Reset Interrupt Enable Flag

$$\mathbf{N} \leftarrow \mathbf{N}$$

$$\mathbf{Z} \leftarrow \mathbf{Z}$$

$$V \leftarrow V$$

$$\mathbf{C} \leftarrow \mathbf{C}$$

Description

Turn off interrupts by setting interrupt enable flag to false (0).

4.41 STF

Store Status Flags

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	1	0	1	1	1	1	1	X	X	X	X	X

Syntax

STF

eg. STF

Operation

Mem
$$[R7] \leftarrow \{12\text{-bit } 0, Z, C, V, N\}; R7 \leftarrow R7 - 1;$$

$$N \leftarrow N$$

$$\mathbf{Z} \leftarrow \mathbf{Z}$$

$$V \leftarrow V$$

$$\mathbf{C} \leftarrow \mathbf{C}$$

Description

Store contents of status flags to stack using address held in stack pointer (R7). Then decrement the stack pointer (R7) by one.

Addressing Modes: Register-Indirect, Postdecrement.

4.42 LDF

Load Status Flags

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	1	1	0	0	1	1	1	X	X	X	X	X

Syntax

LDF

eg. LDF

Operation

$$R7 \leftarrow R7 + 1$$

 $N \leftarrow \text{Mem}[R7][0]$

 $Z \leftarrow \text{Mem}[R7][3]$

 $V \leftarrow \text{Mem}[R7][1]$

 $C \leftarrow \text{Mem}[R7][2]$

Description

Increment the stack pointer (R7) by one. Then load content of status flags with lower 4 bits of value retrieved from stack using address held in stack pointer (R7).

Addressing Modes: Register-Indirect, Preincrement.

5 Programming Tips

Lorem Ipsum...

6 Assembler

The current instruction set architecture includes an assembler for converting assembly language into hex. This chapter outlines the required formatting and available features of this assembler.

6.1 Instruction Formatting

Each instruction must be formatted using the following syntax, here "[...]" indicates an optional field:

```
[.LABELNAME] MNEMONIC, OPERANDS, ..., :[COMMENTS]
eg. .loop ADDI, R5, R3, #5 :Add 5 to R3
```

Comments may be added by preceding them with either: or;

Accepted general purpose register values are: R0, R1, R2, R3, R4, R5, R6, R7, SP. These can be upper or lower case and SP is equivalently evaluated to R7.

Branch instructions can take either a symbolic or numeric value. Where a numeric must be relative and between -32 and 31 for a JMP instruction, or between -128 and 127 for any other branch type. If the branch exceeds the accepted range, the assembler will flag an error message.

All label names must begin with a '.' while .ISR/.isr and .define are special cases used for the interrupt service routine and variable definitions respectively.

Instruction-less or comments only lines are allowed within the assembly file.

Special Case Label

The .ISR/.isr label is reserved for the interrupt service routine and may be located anywhere within the file but must finish with a 'RETI' instruction and be no longer than 126 lines of code. Branches may occur within the ISR, but are not allowed into this subroutine with the exception of a return from a separate subroutine.

6.2 Assembler Directives

Symbolic label names are supported for branch-type instructions. Following the previous syntax definition for '.LABELNAME', they can be used instead of numeric branching provided they branch no further than the maximum distance allowed for the instruction used. Definitions are supported by the assembler. They are used to assign meaningful names to the GPRs to aid with programming. Definitions can occur at any point within the file and create a mapping from that point onwards. Different names can be assigned to the same register, but only one is valid at a time.

The accepted syntax for definitions is:

.define NAME REGISTER

6.3 Running The Assembler

The assembler reads a '.asm' file and outputs a '.hex' file in hexadecimal format. It is run by typing "./assemble filename" at the command line when in the directory of both the assembler executable and the program assembly file. "filename" does not have to include the .asm file extension. The outputted file is saved to the same directory as the input file.

HSL: I'm going to add an option parser to make the UI a bit easier. This section is likely to change a fair amount

Typing -h or -help instead of the file name will bring up the help menu with version information and basic formatting support.

6.4 Error Messages

Code	Description
ERROR1	Instruction mneumonic is not recognized
ERROR2	Register code within instruction is not recognized
ERROR3	Branch condition code is not recognised
ERROR4	Attempting to branch to undefined location
ERROR5	Instruction mneumonic is not recognized
ERROR6	Attempting to shift by more than 16 or perform a negative shift
ERROR7	Magnitude of immediate value for ADDI, ADCI, SUBI, SUCI, LDW or STW is too large
ERROR8	Magnitude of immediate value for CMPI or JMP is too large
ERROR9	Magnitude of immediate value for ADDIB, SUBIB, LUI or LLI is too large
ERROR10	Attempting to jump more than 127 forward or 128 backwards
ERROR11	Duplicate symbolic link names
ERROR12	Illegal branch to ISR
ERROR13	Multiple ISRs in file
ERROR14	Invalid formatting for .define directive

7 Programs

Every example program in this section uses R7 as a stack pointer which is initialised to the by the program to 0x07D0 using the LUI and LLI instructions. It is possible a stack is not required in which case no initialisation is needed and R7 can be used as a general purpose register.

7.1 Multiply

The code for the multiply program is held in appendix A.1 listing 5. A sixteen bit number is read from input switches and then split in to lower and upper bytes which are then multiplied. The resulting sixteen bit word is placed upon the LEDs before reaching a terminating loop.

The subroutine operation is described as C in listing 1. If the result is greater than or equal to 2¹⁶ the subroutine will fail and return zero; The lowest bit of the multiplier control the accumulator and the overflow check. The multiplier is shifted right and the quotient is shifted left at every iteration. Equation (1) formally describes the result of algorithm. In implementation a trade off between code size and execution time is made by loop unrolling the eight stages. This creates scope for optimisation in operations contained in the loop, doesn't use a counter and requires less branch operations.

```
uint16_t multi(uint16_t mul, quo){
       uint32_t A;
       uint16_t M,Q, i;
3
       A = 0; M = mul; Q = quo;
       for (i=0; i<16; i++)
           if (M \&\& 0x0001) {
                                      // LSb
                A = A + Q;
7
                                      // Larger than 16 bits?
                if(A > 0xFFFF){
                                      // Fail
                    return 0;
10
11
           Q = Q << 1;
12
           M = M >> 1;
13
14
                                      // Bottom 16 bits
       return A;
15
16
```

Listing 1: Shift and Add Subroutine

$$A = M \times Q = \sum_{i=0}^{7} 2^{i} M_{i} Q \text{ where } M_{i} \in \{0, 1\}$$
 (1)

7.2 Factorial

The code for the factorial program is held in appendix A.2 listing 6. It is possible to calculate the factorial of any integer value between 0 and 8

inclusive. The main body of code masks the value read from the input switches so only acceptable values are passed to subroutine. The factorial subroutine is called which in turn calls the multiply subroutine discussed in section 7.1. The result is calculated recursively as described using C in listing 2.

Listing 2: Recursive Factorial Subroutine

7.3 Random

The code for the random program is held in appendix A.3 listing 7. A random series of numbers is achieved by simulating a 16 bit linear feedback shift register. This produces a new number every 16 sixteen clock cycles so in this case a simulation subroutine is called 16 times. A seed taken from switches is passed to the first subroutine call then using BWL instructions the parameter is altered and passed to the next subroutine call. No more PUSH or POP operations are performed. A load from the stack pointer is used write a new random number to LEDs. All contained within an unconditional branch.

An 2 input XOR gate is simulated by using masking the register value the comparing against inputs 00 and 11. These would return zero so only a shift is performed. If this is not true then a shift is performed followed by an OR operation with 0x8000 therefore feeding back a value to the top of the shift register. This is described using C in listing 3.

Listing 3: Linear Feedback Shift Register Subroutine

7.4 Interrupt

The code for the interrupt program is held in appendix A.4 listing 8. This is the most complex example and makes use of both the multiply and factorial subroutines in sections 7.1 and 7.2 respectively.

```
uint16_t multi(uint16_t mul, quo);  // Prototpye
uint16_t fact(uint16_t x);  // Prototpye#

isr(){

void main(){

void main(){
```

Listing 4: Serial Device Interrupt Service Request

8 Simulation

8.1 Running the simulations

Describe sim.py

What it does, why it is needed

How to run for each of the behavioural, extracted and mixed NEED TO CHANGE SIM.PY TO RUN USING IAINS STRUCTURE (/home/user/design/fcde...)

Clock cycles for each of the programs

Register window - need to do one. Description of also.

A Code Listings

All code listed in this section is passed to the assembler as is and has been verified using the final design of the processor.

A.1 Multiply

```
LUI SP, #7
                             ; Init SP
           LLI SP, #208
2
           LUI R0, #8
                             ; SWs ADDR
3
           LLI R0, #0
           LDW R0, [R0, #0]
                             ; READ SWs
           LUI R1, #0
                             ; 0x00FF in R1
           LLI R1, #255
           AND R1, R0, R1
                               Lower byte SWs in R1
           LSR R0, R0, #8
                               Upper byte SWs in R0
9
           SUB R2, R2, R2
                               Zero required
10
           PUSH R0
                               Op1
11
           PUSH R1
                               Op2
12
           PUSH R2
                               Place holder is zero
13
           BWL .multi
                               Run Subroutine
14
           POP R1
                               Result
15
                               Duummy pop
           ADDIB SP,#2
16
           LUI R4, #8
17
                               Address of LEDS
           LLI R4, #1
18
           STW R1, [R4,#0]
                               Result on LEDS
19
           BR .end
  .end
                               Finish loop
20
  .multi
           PUSH R0
21
           PUSH R1
22
           PUSH R2
23
           PUSH R3
24
           PUSH R4
25
           PUSH R5
26
           PUSH R6
27
                             ; R2 - Multiplier
           LDW R2, [SP, #8]
28
           LDW R3, [SP, #9]
                             ; R3 - Quotient
29
                             ; R4 - Accumulator
           SUB R4, R4, R4
30
                             ; R6 - Constant 1
           ADDI R6, R4, #1
31
                               R5 - Constant 0
           SUB R5, R5, R5
32
           SUB R0, R0, R0
                             ; R0 - C check
33
           AND R1, R2, R6
                               Stage 1, R1 - cmp
34
           CMPI R1,#0
                               LSb?
35
           BE . sh1
36
           ADD R4, R4, R3
                             (LSb = 1)?
37
```

```
.sh1
            LSL R3, R3, #1
38
            LSR R2, R2, #1
39
            AND R1, R2, R6
                                 ; Stage 2
40
            CMPI R1,#0
41
            BE . sh2
42
            ADD R4, R4, R3
43
   . sh2
            LSL R3, R3, #1
44
            LSR R2, R2, #1
45
            AND R1, R2, R6
                                 ; Stage 3
46
            CMPI R1,#0
47
            BE . sh3
48
            ADD R4, R4, R3
49
   .sh3
            LSL R3, R3, #1
50
            LSR R2, R2, #1
51
            AND R1, R2, R6
                                 ; Stage 4
52
            CMPI R1,#0
53
            BE . sh4
54
            ADD R4, R4, R3
55
   .\,\mathrm{sh}\,4
            LSL R3, R3, #1
            LSR R2, R2, #1
57
            AND R1, R2, R6
                                 ; Stage 5
58
            CMPI R1,#0
59
            BE .sh5
60
            ADD R4, R4, R3
61
62
   . sh5
            LSL R3, R3, #1
            LSR R2, R2, #1
63
            AND R1, R2, R6
                                 ; Stage 6
64
            CMPI R1,#0
65
            BE .sh6
66
            ADD R4, R4, R3
67
   .sh6
            LSL R3, R3, #1
68
            LSR R2, R2, #1
69
            AND R1, R2, R6
                                 ; Stage 7
70
            CMPI R1,#0
71
            BE . sh7
72
            ADD R4, R4, R3
73
74
   .sh7
            LSL R3, R3, #1
            LSR R2, R2, #1
75
            AND R1, R2, R6
                                 ; Stage 8
76
            CMPI R1,#0
77
            BE .sh8
78
            ADD R4, R4, R3
79
  .sh8
            LSL R3, R3, #1
80
            LSR R2, R2, #1
81
            AND R1, R2, R6
                                 ; Stage 9
82
```

```
CMPI R1,#0
83
              BE .sh9
              ADD R4, R4, R3
85
              ADCI R0, R5, \#0
86
              CMPI R0,#0
87
              BNE .over
88
    .sh9
              \textcolor{red}{\textbf{LSL}} \ \ \text{R3} \,, \text{R3}, \#1
89
              LSR R2, R2, #1
90
              AND R1, R2, R6
                                   ; Stage 10
91
              CMPI R1,#0
92
              BE . sh10
93
              ADD R4, R4, R3
94
              ADCI R0, R5, \#0
95
              CMPI R0, \#0
96
              BNE .over
97
    .\mathrm{sh}10
              LSL R3, R3, #1
98
              LSR R2, R2, #1
99
              AND R1, R2, R6
                                   ; Stage 11
100
              CMPI R1,#0
101
              BE .sh11
102
              ADD R4, R4, R3
103
              ADCI R0, R5, #0
104
              CMPI R0, \#0
105
              BNE .over
106
              LSL R3, R3, #1
107
    .sh11
              LSR R2, R2, #1
108
              AND R1, R2, R6
                                   ; Stage 12
109
              CMPI R1,#0
110
              BE . sh12
111
              ADD R4, R4, R3
112
              ADCI R0, R5, #0
113
              CMPI R0,#0
114
              BNE .over
115
    .sh12
              LSL R3, R3, #1
116
              LSR R2, R2, #1
117
              AND R1, R2, R6
                                   ; Stage 13
118
              CMPI R1,#0
119
              BE . sh13
120
              ADD R4, R4, R3
121
              ADCI R0, R5, #0
122
              CMPI R0,#0
123
              BNE .over
    . sh13
              LSL R3, R3, #1
125
              LSR R2, R2, #1
126
                                   ; Stage 14
              AND R1, R2, R6
127
```

```
CMPI R1,#0
128
             BE . sh14
129
             ADD R4, R4, R3
130
             ADCI R0, R5, #0
131
             CMPI R0,#0
132
             BNE .over
133
   .\,\mathrm{sh}\,14
             LSL R3, R3, #1
134
135
             LSR R2, R2, #1
             AND R1, R2, R6
                                 ; Stage 15
136
             CMPI R1,#0
137
             BE .sh15
138
             ADD R4, R4, R3
139
             ADCI R0, R5, #0
140
             CMPI R0, \#0
141
             BNE .over
142
   . sh15
             LSL R3, R3, #1
143
             LSR R2, R2, #1
144
                                 ; Stage 16
             AND R1, R2, R6
145
             CMPI R1,#0
146
             BE . sh16
147
             ADD R4, R4, R3
148
             ADCI R0, R5, #0
149
             CMPI R0,#0
150
             BNE .over
151
   . sh16
             STW R4, [SP, #7]
152
                                ; Res on stack frame
             POP R6
153
             POP R5
154
             POP R4
155
             POP R3
156
             POP R2
157
             POP R1
158
             POP R0
159
             RET
160
             SUB R4, R4, R4
   .over
161
             STW R4, [SP, #7]
                                 ; Res on stack frame
162
             POP R6
163
164
             POP R5
             POP R4
165
             POP R3
166
             POP R2
167
             POP R1
168
             POP R0
169
             RET
170
```

Listing 5: multiply.asm

A.2 Factorial

```
LUI R7, #7
           LLI R7, #208
           LUI R0, #8
                             ; Address in R0
3
           LLI R0, #0
           LDW R0, [R0, #0]
                             ; Read switches into R0
           LUI R1,#0
                             ; Calculate only 8 or less
           LLI R1,#8
           CMP R1, R0
           BE .do
9
           SUBIB R1,#1
10
           AND R0, R0, R1
11
           PUSH R0
                             ; Pass para
  .do
12
           BWL .fact
                             ; Run Subroutine
13
           POP R0
                               Para overwritten with result
14
           LUI R4, #8
15
                             ; Address of LEDS
           LLI R4, #1
16
           STW R0, [R4,#0]
                             ; Result on LEDS
17
  .end
           BR .end
                             ; finish loop
18
  .fact
           PUSH R0
           PUSH R1
20
^{21}
           PUSH LR
           LDW R1, [SP,#3]
                             ; Get para
22
           ADDIB R1,\#0
           BE .retOne
                             0! = 1
24
           SUBI R0, R1, #1
25
           PUSH R0
                             ; Pass para
26
           BWL .fact
                             ; The output remains on the stack
27
           PUSH R1
                               Pass para
28
           SUBIB SP,#1
                               Placeholder
29
           BWL .multi
30
           POP R1
                             ; Get res
31
                             ; POP x 2
           ADDIB SP,#2
32
           STW R1, [SP,#3]
33
           POP LR
34
           POP R1
35
           POP R0
36
           RET
37
  .retOne ADDIB R1,#1
                             ; Avoid jump checking
           STW R1, [SP,#3]
39
           POP LR
40
           POP R1
41
           POP R0
42
           RET
43
```

```
.multi
            PUSH R0
44
            PUSH R1
45
            PUSH R2
46
            PUSH R3
47
            PUSH R4
48
            PUSH R5
49
            PUSH R6
50
            LDW R2, [SP, #8]
                                ; R2 - Multiplier
51
            LDW R3, [SP, #9]
                                ; R3 - Quotient
52
                                  R4 - Accumulator
            SUB R4, R4, R4
53
            ADDI R6, R4, #1
                                  R6 - Constant 1
54
            SUB R5, R5, R5
                                  R5 - Constant 0
55
                                  R0 - C \ check
            SUB R0, R0, R0
56
            AND R1, R2, R6
                                  Stage 1, R1 - cmp
57
            CMPI R1,#0
                                ; LSb ?
58
            BE . sh1
59
            ADD R4, R4, R3
                                (LSb = 1)?
60
  .sh1
            LSL R3, R3, #1
61
            LSR R2, R2, #1
62
            AND R1, R2, R6
                                ; Stage 2
63
            CMPI R1,#0
64
            BE . sh2
65
            ADD R4, R4, R3
66
  .\,\mathrm{sh}\,2
            LSL R3, R3, #1
67
            LSR R2, R2, #1
68
            AND R1, R2, R6
                                ; Stage 3
69
70
            CMPI R1,#0
            BE \cdot sh3
71
            ADD R4, R4, R3
72
  .sh3
            LSL R3, R3, #1
73
            LSR R2, R2, #1
74
            AND R1, R2, R6
                                ; Stage 4
75
            CMPI R1,#0
76
            BE .sh4
77
            ADD R4, R4, R3
78
            LSL R3, R3, #1
  .sh4
79
80
            LSR R2, R2, #1
            AND R1, R2, R6
                                ; Stage 5
81
            CMPI R1,#0
82
            BE .sh5
83
            ADD R4, R4, R3
84
            LSL R3, R3, #1
85
  . sh5
86
            LSR R2, R2, #1
            AND R1, R2, R6
                                ; Stage 6
87
            CMPI R1,#0
88
```

```
BE .sh6
89
              ADD R4, R4, R3
90
    .\mathrm{sh}\,6
              LSL R3, R3, #1
91
              LSR R2, R2, #1
92
              AND R1, R2, R6
                                     ; Stage 7
93
              CMPI R1,#0
94
              BE . sh7
95
              ADD R4, R4, R3
96
   .\,\mathrm{sh}\,7
              LSL R3, R3, #1
97
              LSR R2, R2, #1
98
              AND R1, R2, R6
                                     ; Stage 8
99
              CMPI R1,#0
100
              BE .sh8
101
              ADD R4, R4, R3
102
              LSL R3, R3, #1
    .sh8
103
104
              LSR R2, R2, #1
              AND R1, R2, R6
                                     ; Stage 9
105
              CMPI R1,#0
106
              BE .sh9
107
              ADD R4, R4, R3
108
              ADCI R0, R5, #0
109
              CMPI R0,#0
110
              BNE .over
111
    .\mathrm{sh}\,9
              LSL R3, R3, #1
112
113
              LSR R2, R2, #1
              AND R1, R2, R6
                                     ; Stage 10
114
              CMPI R1,\#0
115
              BE . sh10
116
              ADD R4, R4, R3
117
              ADCI R0, R5, \#0
118

\begin{array}{c}
\text{CMPI} & \text{R0}, \#0
\end{array}

119
              BNE .over
120
    .\mathrm{sh}10
              LSL R3, R3, #1
121
              LSR R2, R2, #1
122
                                     ; Stage 11
              AND R1, R2, R6
123
              CMPI R1,#0
124
125
              BE .sh11
              ADD R4, R4, R3
              ADCI R0, R5, #0
127
              CMPI R0,#0
128
              BNE .over
129
130
    .sh11
              LSL R3, R3, #1
              LSR R2, R2, #1
131
              AND R1, R2, R6
                                     ; Stage 12
132
              CMPI R1,#0
133
```

```
BE . sh12
134
              ADD R4, R4, R3
135
              ADCI R0, R5, \#0
136
              CMPI R0,#0
137
              BNE .over
138
    . sh12
              LSL R3, R3, #1
139
              LSR R2, R2, #1
140
                                   ; Stage 13
              AND R1, R2, R6
141
              CMPI R1,#0
142
              BE . sh13
143
              ADD R4, R4, R3
144
              ADCI R0, R5, #0
145
              CMPI R0, \#0
146
              BNE .over
147
    . sh13
              LSL R3, R3, #1
148
              LSR R2, R2, #1
149
              AND R1, R2, R6
                                   ; Stage 14
150
              CMPI R1,#0
151
152
              BE . sh14
              ADD R4, R4, R3
153
              ADCI R0, R5, #0
154
              CMPI R0,#0
155
              BNE .over
156
    . sh14
              LSL R3, R3, #1
157
158
              LSR R2, R2, #1
              AND R1, R2, R6
                                   ; Stage 15
159
              CMPI R1,#0
160
              BE .sh15
161
              ADD R4, R4, R3
162
              ADCI R0, R5, \#0
163

\begin{array}{c}
\text{CMPI} & \text{R0}, \#0
\end{array}

164
              BNE .over
165
    . sh15
              LSL R3, R3, #1
166
              LSR R2, R2, #1
167
                                   ; Stage 16
              AND R1, R2, R6
168
              CMPI R1,#0
169
170
              BE .sh16
              ADD R4, R4, R3
171
              ADCI R0, R5, #0
172
              CMPI R0,#0
173
174
              BNE .over
175
    . sh16
              STW R4, [SP, #7]
                                   ; Res on stack frame
176
              POP R6
              POP R5
177
              POP R4
178
```

```
POP R3
179
            POP R2
180
            POP R1
181
            POP R0
182
            RET
183
            SUB R4, R4, R4
   .over
184
            STW R4, [SP, #7]; Res on stack frame
185
            POP R6
186
            POP R5
187
            POP R4
188
            POP R3
189
            POP R2
190
            POP R1
191
            POP R0
192
            RET
193
```

Listing 6: factorial.asm

A.3 Random

```
LUI R7, #7
                             ; Init SP
           LLI R7, #208
           LUI R0, #8
                             ; Address in R0
3
           LLI R0, #0
           LDW R0, [R0, #0]
                             ; Read switches into R0
           LUI R1, #8
           LLI R1, #1
                             ; CONSTANT - Address of LEDS
           LUI R2,#0
           LLI R2, #10
                             ; CONSTANT - 0x000A
9
           LUI R3,#128
10
           LLI R3,#0
                             ; CONSTANT - 0x8000
11
           PUSH R0
12
  .loop
           BWL .rand
                               1
13
                               2
           BWL .rand
14
                               3
           BWL .rand
15
           BWL .rand
16
           BWL .rand
                               5
17
           BWL .rand
18
           BWL .rand
                               7
19
           BWL .rand
20
           BWL .rand
                               9
^{21}
22
           BWL .rand
                               10
           BWL .rand
                             ; 11
23
           BWL .rand
                             ; 12
24
```

```
BWL .rand
                              : 13
25
           BWL .rand
                                14
26
           BWL .rand
                                15
27
           BWL .rand
                              ; 16
           LDW R0, [SP, #0]
                              ; No POP as re-run
29
           STW R0, [R1,#0]
                              ; Result on LEDS
30
           BR .loop
31
  .rand
           LDW R4, [SP, #0]
                              ; Linear feedback shift register sim
32
           LSR R5, R4, #1
33
           AND R4, R2, R4
                                Mask bits one and three
34
                                Both zero
           BE .done
35
           CMP R4, R2
36
           BE .done
                              ; Both one
37
           OR R5, R5, R3
38
           STW R5, [SP, #0]
  .done
39
40
           RET
```

Listing 7: random.asm

A.4 Interrupt

```
DISI
                             ; Reset is off anyway
           LUI R7, #7
2
           LLI R7, #208
3
           LUI R0, #2
                             ; R0 is read ptr
                                                   0x0200
           LLI R0, #0
           ADDI R1, R0, #2
                             0x0202
6
           STW R1, [R0,#0]
                             ; Read ptr set to
                                                   0x0202
           STW R1, [R0,#1]
                             ; Write ptr set to
                                                   0 \times 0202
           LUI R0,#160
                             ; Address of Serial control reg
9
           LLI R0,#1
10
           LUI R1,#0
11
                             ; Data to enable ints
           LLI R1,#1
12
           STW R1, [R0,#0]
                             ; Store 0x001 @ 0xA001
13
           ENAI
14
           BR .main
15
  .isr
           DISI
16
           STF
                             ; Keep flags
17
           PUSH R0
                             ; Save only this for now
18
           LUI R0,#160
19
           LLI R0,#0
20
21
           LDW R0, [R0,#0]
                             ; R1 contains read serial data
           ENAI
                             ; Don't miss event
22
           PUSH R1
23
```

```
PUSH R2
24
             PUSH R3
25
             PUSH R4
26
             LUI R1,#2
             LLI R1,#0
28
             LDW R2, [R1,#0]
                                 ; R2 contains read ptr
29
             ADDI R3, R1, #1
30
             LDW R4, [R3,#0]
                                  ; R4 contain the write ptr
31
             SUBIB R2,#1
                                  ; Get out if W == R - 1
32

\begin{array}{c}
\text{CMP} & \text{R4}, \text{R2}
\end{array}

33
             BE .isrOut
34
             ADDIB R2,#1
35
             LUI R1,#2
36
             LLI R1,#2
37

\begin{array}{c}
\text{CMP} & \text{R2}, \text{R1}
\end{array}

38
             BNE .write
39
             ADDIB R1,#3
40
             CMP R4, R1
41
             BE .isrOut
42
   .write
            STW R0, [R4,#0]
                                  ; Write to buffer
43
             ADDIB R4,#1
44
             LUI R1,#2
45
             LLI R1,#6
46
             CMP R1, R4
47
             BNE .wrapW
48
             SUBIB R4,#4
49
  .wrapW STW R4, [R3, #0]; Inc write ptr
   .isrOut POP R4
51
             POP R3
52
             POP R2
53
             POP R1
54
             POP R0
55
             LDF
56
             RETI
57
                                  ; Read ptr address in R0
   .main
             LUI R0, #2
58
             LLI R0, #0
59
             LDW R2, [R0,#0]
60
                                  ; Read ptr in R2
                                  ; Write ptr in R3
             LDW R3, [R0,#1]
61

\begin{array}{c}
\text{CMP} & \text{R2}, \text{R3}
\end{array}

62
             BE .main
                                  ; Jump back if the same
63
             LDW R3, [R2,#0]
                                  ; Load data out of buffer
64
             ADDIB R2,#1
                                  ; Inc read ptr
65
             SUB R0, R0, R0
66
             LUI R0,#2
67
             LLI R0,#6
68
```

```
SUB R0, R0, R2
69
            BNE .wrapR
70
            SUBIB R2,#4
71
            LUI R0, #2
   .wrapR
                               ; Read ptr address in R0
72
            LLI R0, #0
73
            STW R2, [R0,#0]
                               ; Store new read pointer
74
            SUB R4, R4, R4
75
            LLI R4,#15
76
            AND R3, R4, R3
77
            CMPI R3,#8
78
            BE .do
79
            LLI R4,#7
80
            AND R3, R3, R4
81
   .do
            PUSH R3
82
            \overline{\text{BWL}} . fact
83
            POP R3
84
            LUI R4,#8
85
                               ; Address of LEDs
            LLI R4,#1
86
            STW R3, [R4,#0]
                               ; Put factorial on LEDs
87
            BR .main
                                ; look again
88
            PUSH R0
   .\,f\,a\,c\,t
89
            PUSH R1
90
            PUSH LR
91
            LDW R1, [SP, #3]
                               ; Get para
92
            ADDIB R1,#0
93
                               ; 0! = 1
            BE .retOne
94
            SUBI R0, R1, #1
95
            PUSH R0
                               ; Pass para
96
            BWL .fact
                               ; The output remains on the stack
97
            PUSH R1
                               ; Pass para
98
            SUBIB SP,#1
                                 Placeholder
99
            BWL .multi
100
            POP R1
                               ; Get res
101
            ADDIB SP,#2
                               ; POP x 2
102
            STW R1, [SP, #3]
103
            POP LR
104
105
            POP R1
            POP R0
106
            RET
107
   .retOne ADDIB R1,#1
                               ; Avoid jump checking
108
            STW R1, [SP, #3]
109
            POP LR
110
            POP R1
111
            POP R0
112
            RET
113
```

```
.multi
             PUSH R0
114
             PUSH R1
115
             PUSH R2
116
             PUSH R3
117
             PUSH R4
118
             PUSH R5
119
             PUSH R6
120
             LDW R2, [SP, #8]
                                 ; R2 - Multiplier
121
                                   R3 - Quotient
             LDW R3, [SP, #9]
122
                                   R4 - Accumulator
             SUB R4, R4, R4
123
                                   R6 - Constant 1
             ADDI R6, R4, #1
124
             SUB R5, R5, R5
                                   R5 - Constant 0
125
                                   R0 - C \ check
             SUB R0, R0, R0
126
                                   Stage 1, R1 - cmp
             AND R1, R2, R6
127
                                 ; LSb ?
             CMPI R1,\#0
128
             BE . sh1
129
             ADD R4, R4, R3
                                   (LSb = 1)?
130
   .sh1
             LSL R3, R3, #1
131
             LSR R2, R2, #1
132
             AND R1, R2, R6
                                 ; Stage 2
133
134
             CMPI R1,#0
             BE . sh2
135
             ADD R4, R4, R3
136
             LSL R3, R3, #1
   . sh2
137
138
             LSR R2, R2, #1
             AND R1, R2, R6
                                 ; Stage 3
139
             CMPI R1,#0
140
             BE . sh3
141
             ADD R4, R4, R3
142
   .sh3
             LSL R3, R3, #1
143
             LSR R2, R2, #1
144
             AND R1, R2, R6
                                 ; Stage 4
145
             CMPI R1,#0
146
             BE .sh4
147
             ADD R4, R4, R3
148
   .\,\mathrm{sh}\,4
             LSL R3, R3, #1
149
150
             LSR R2, R2, #1
             AND R1, R2, R6
                                 ; Stage 5
151
             CMPI R1,#0
152
             BE .sh5
153
             ADD R4, R4, R3
154
155
   .sh5
             LSL R3, R3, #1
             LSR R2, R2, #1
156
             AND R1, R2, R6
                                 ; Stage 6
157
             CMPI R1,#0
158
```

```
BE .sh6
159
              ADD R4, R4, R3
160
    .\mathrm{sh}\,6
              LSL R3, R3, #1
161
              LSR R2, R2, #1
162
              AND R1, R2, R6
                                    ; Stage 7
163
              CMPI R1,#0
164
              BE . sh7
165
              ADD R4, R4, R3
166
   .sh7
              LSL R3, R3, #1
167
              LSR R2, R2, #1
168
              AND R1, R2, R6
                                    ; Stage 8
169
              CMPI R1,#0
170
              BE .sh8
171
              ADD R4, R4, R3
172
              LSL R3, R3, #1
    .sh8
173
174
              LSR R2, R2, #1
              AND R1, R2, R6
                                    ; Stage 9
175
176
              CMPI R1,#0
177
              BE .sh9
              ADD R4, R4, R3
178
              ADCI R0, R5, #0
179
              CMPI R0,#0
180
              BNE .over
181
    .sh9
              LSL R3, R3, #1
182
183
              LSR R2, R2, #1
              AND R1, R2, R6
                                    ; Stage 10
184
              CMPI R1,\#0
185
              BE . sh10
186
              ADD R4, R4, R3
187
              ADCI R0, R5, \#0
188

\begin{array}{c}
\text{CMPI} & \text{R0}, \#0
\end{array}

189
              BNE .over
190
    .\mathrm{sh}10
              LSL R3, R3, #1
191
              LSR R2, R2, #1
192
                                    ; Stage 11
              AND R1, R2, R6
193
              CMPI R1,#0
194
195
              BE .sh11
              ADD R4, R4, R3
196
              ADCI R0, R5, #0
197
              CMPI R0,#0
198
              BNE .over
199
200
    .sh11
              LSL R3, R3, #1
              LSR R2, R2, #1
201
              AND R1, R2, R6
                                    ; Stage 12
202
              CMPI R1,#0
203
```

```
BE . sh12
204
              ADD R4, R4, R3
205
              ADCI R0, R5, \#0
206

\begin{array}{c}
\text{CMPI} & \text{R0}, \#0
\end{array}

207
              BNE .over
208
    . sh12
              LSL R3, R3, #1
209
              LSR R2, R2, #1
210
              AND R1, R2, R6
                                     ; Stage 13
211
              CMPI R1,#0
212
              BE . sh13
213
              ADD R4, R4, R3
214
              ADCI R0, R5, #0
215
              CMPI R0, \#0
216
              BNE .over
217
    . sh13
              LSL R3, R3, #1
218
219
              LSR R2, R2, #1
              AND R1, R2, R6
                                     ; Stage 14
220
              CMPI R1,#0
221
222
              BE . sh14
              ADD R4, R4, R3
223
              ADCI R0, R5, #0
224
              CMPI R0,#0
225
              BNE .over
              LSL R3, R3, #1
    . sh14
227
228
              LSR R2, R2, #1
              AND R1, R2, R6
                                     ; Stage 15
229
              CMPI R1,\#0
230
              BE .sh15
231
              ADD R4, R4, R3
232
              ADCI R0, R5, \#0
233

\begin{array}{c}
\text{CMPI} & \text{R0}, \#0
\end{array}

234
              BNE .over
235
    . sh15
              LSL R3, R3, #1
236
              LSR R2, R2, #1
237
                                     ; Stage 16
              AND R1, R2, R6
238
              CMPI R1,#0
239
              BE .sh16
240
              ADD R4, R4, R3
241
              ADCI R0, R5, #0
242
              CMPI R0,#0
^{243}
              BNE .over
244
245
    . sh16
              STW R4, [SP, #7]
                                     ; Res on stack frame
246
              POP R6
              POP R5
247
              POP R4
248
```

```
POP R3
249
                   \frac{\text{POP}}{\text{R2}}
250
                   POP R1
251
                   POP R0
252
                   RET
253
                   \textcolor{red}{\textbf{SUB}} \ \ \text{R4} \, , \text{R4} \, , \text{R4}
     .over
254
                   SIW R4, [SP, #7]; Res on stack frame
255
                   POP R6
256
                   \frac{\text{POP}}{\text{R5}}
257
                   POP R4
258
                   POP R3
259
                   POP R2
260
                   POP R1
261
                   POP R0
262
                   \operatorname{RET}
263
```

Listing 8: interrupt.asm