

# Final Report ELEC6027: VLSI Design Project

Format  
title  
page

Team R4

Henry Lovett (hl13g10)  
Ashley Robinson (ajr2g10)  
Martin Wearn (mw20g10)  
Anusha Reddy (arr1g13)

24<sup>th</sup> April, 2014

# Todo list

Format title page . . . . .	1
INCOMPLETE CHAPTER: Introduction . . . . .	4
INCOMPLETE CHAPTER: Architecture . . . . .	5
Design of instruction set . . . . .	6
Allocation of opcodes etc . . . . .	6
Refer to research . . . . .	6
ISA novelties . . . . .	6
Expand basic ISA design considerations . . . . .	6
INCOMPLETE CHAPTER: Implementation . . . . .	8
INCOMPLETE CHAPTER: Testing . . . . .	11
INCOMPLETE CHAPTER: Conclusion . . . . .	13
INCOMPLETE CHAPTER: Instruction Set Summary . . . . .	14
INCOMPLETE CHAPTER: Project Management . . . . .	16

# Contents

<b>1</b>	<b>Introduction</b>	<b>4</b>
<b>2</b>	<b>Architecture</b>	<b>5</b>
<b>3</b>	<b>Instruction Set</b>	<b>6</b>
<b>4</b>	<b>Design and Implementation</b>	<b>8</b>
4.1	Register Block . . . . .	8
4.2	Program Counter . . . . .	8
4.3	Instruction Register . . . . .	9
4.4	Arithmetic Logic Unit . . . . .	9
4.5	Datapath . . . . .	9
4.6	Controller . . . . .	9
4.7	CPU . . . . .	10
<b>5</b>	<b>Testing</b>	<b>11</b>
5.1	Register Block . . . . .	11
5.2	Program Counter . . . . .	11
5.3	Instruction Register . . . . .	11
5.4	Arithmetic Logic Unit . . . . .	12
5.5	Datapath . . . . .	12
5.6	Controller . . . . .	12
5.7	CPU . . . . .	12
<b>6</b>	<b>Conclusion</b>	<b>13</b>
<b>A</b>	<b>Instruction Set Summary</b>	<b>14</b>
<b>B</b>	<b>Project Management</b>	<b>16</b>

DRAFT

# Chapter 1

## Introduction

INCOMPLETE CHAPTER: Introduction

Overview of the report

DRAFT

# Chapter 2

## Architecture

**INCOMPLETE CHAPTER: Architecture**

Design of the datapath architecture.

Refer to the research done and how this influenced the design

Incl. diagram

# Chapter 3

## Instruction Set

Design of instruction set

Allocation of opcodes etc

Refer to research

ISA novelties

In designing the instruction set architecture (ISA) emphasis was put on creating a complete set of basic operations which could be used to implement any program. This gave rise to a RISC based architecture since they have a small number of instructions and are optimized for a smaller chip area.

Expand basic ISA design considerations

Since a 16-bit microprocessor was to be designed, it was decided to base the system on the ARM Thumb architecture. This is a subset of the main 32-bit ARM instruction set which contains a suitably complete set of instructions. However it included a number of operations which take advantage of the ARM's 32-bit datapath, so any high register operations were removed. Change of state, sign extension and debugging instructions, among others, were also removed for simplification or because they were not necessary. This produced the original ISA made up of instructions 1-4, 6-10, 12-16, 20-24, 27-32, 35 and 36 as noted in the summary table in Appendix A. While instructions 5 and 11 were added to support use of carry flag with an immediate value. 17, 18 and 19 are included to form a complete logic set. 25 and 26 are for loading an initial value to any general purpose register. Instruction 33 is included from the SPARC ISA for returning from a procedure. Instruction 34 enables a control jump to anywhere in  $2^{16}$  memory locations. With

instructions 37-41 were added for support of a single interrupt.

Instruction Type			Sub-Type		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
A1	Data Manipulation		Register		Opcode					Rd		Ra		Rb		X		X		
Immediate			Rd							Ra		imm4/5								
B	Byte Immediate					Opcode					Rd		imm8							
C	Data Transfer					0	LS	0	0	0	Rd		Ra		imm5					
D1	Control Transfer		Others		1 1 1 1 0					Cond.		imm8								
D2			Jump									Ra		imm5						
E	Stack Operations					0	U	0	0	1	L	X	X	Ra		0	0	0	0	1
F	Interrupts					1	1	0	0	1	ICond.		1	1	1	X X X X X				

Table 3.1: General Instruction Formatting

To promote orthogonality, the instruction formatting for data manipulation operations followed a similar structure to the ARM Thumb, as shown in Table 3.1. Which was adapted to create all other types of formatting, and reordered to ensure immediate values were always on the far right of the instruction. This was to make sign extension of immediate values in the datapath easier since they are always in the same location in the instruction.



# Chapter 4

## Design and Implementation

INCOMPLETE CHAPTER: Implementation

### 4.1 Register Block

Design of whole module, including circuit diagram

- Use of hierarchy / blocks - i.e. bit sliced, decoder

- Design of slice,

- Design of decoder,

- Design of block,

- Layout in silicon

### 4.2 Program Counter

Design of whole module, including circuit diagram

- Use of hierarchy / blocks - i.e. bit sliced, decoder

- Design of slice,

- Design of decoder,

- Design of block,

- Layout in silicon

## 4.3 Instruction Register

Design of whole module, including circuit diagram

- Use of hierarchy / blocks - i.e. bit sliced, decoder

- Design of slice,

- Design of decoder,

- Design of block,

- Layout in silicon

## 4.4 Arithmetic Logic Unit

Design of whole module, including circuit diagram

- Use of hierarchy / blocks - i.e. bit sliced, decoder

- Design of slice,

- Design of decoder,

- Design of block,

- Layout in silicon

## 4.5 Datapath

Design of whole module, including circuit diagram

- Use of hierarchy / blocks - i.e. bit sliced, decoder

- Design of slice,

- Design of decoder (slice 17),

- Design of block,

- Layout in silicon

## 4.6 Controller

Design of - simple statemachine?

- Control signals - description, use of type defs?

- Description of main states:

- Fetch

- Execute

- Interrupt

- Implementation of interrupts (flags, enable...)

Synthesis and layout - I/O config, magic vs Ledit maybe?

## 4.7 CPU

Overall layout

- pad ring size

- positioning of control and datapath

- power routing

- anything else?

DRAFT

# Chapter 5

## Testing

INCOMPLETE CHAPTER: Testing

### 5.1 Register Block

Include Sub tests - of slice and decoder (if app)  
Explain tests - what is done  
why it is done.  
How it verifies everything - why it is complete  
Show simulation results

### 5.2 Program Counter

Include Sub tests - of slice and decoder (if app)  
Explain tests - what is done  
why it is done.  
How it verifies everything - why it is complete  
Show simulation results

### 5.3 Instruction Register

Include Sub tests - of slice and decoder (if app)  
Explain tests - what is done

why it is done.

How it verifies everything - why it is complete

Show simulation results

## 5.4 Arithmetic Logic Unit

Include Sub tests - of slice and decoder (if app)

Explain tests - what is done

why it is done.

How it verifies everything - why it is complete

Show simulation results

## 5.5 Datapath

Include Sub tests - of slice and decoder (if app)

Explain tests - what is done

why it is done.

How it verifies everything - why it is complete

Show simulation results

## 5.6 Controller

Include Sub tests - of slice and decoder (if app)

Explain tests - what is done

why it is done.

How it verifies everything - why it is complete

Show simulation results

## 5.7 CPU

Include Sub tests - of slice and decoder (if app)

Explain tests - what is done

why it is done.

How it verifies everything - why it is complete

Show simulation results

# Chapter 6

## Conclusion

INCOMPLETE CHAPTER: Conclusion

Generic concluding marks

DRAFT

# Appendix A

## Instruction Set Summary

INCOMPLETE CHAPTER: Instruction Set Summary

DRAFT

	Mnemonic	Syntax	Semantics	Flags	Encoding	Opcode	Cond.
1	ADD	ADD Rd, Ra, Rb	$Rd \leftarrow Ra + Rb$	c,v,n,z	A	00010	-
2	ADDI	ADDI Rd, Ra, #imm5	$Rd \leftarrow Ra + \text{imm5}$	c,v,n,z	A	00110	-
3	ADDIB	ADDIB Rd, #imm8	$Rd \leftarrow Rd + \text{imm8}$	c,v,n,z	B	00011	-
4	ADC	ADC Rd, Ra, Rb	$Rd \leftarrow Ra + Rb + c$	c,v,n,z	A	00100	-
5	ADCI	ADCI Rd, Ra, #imm5	$Rd \leftarrow Ra + \text{imm5} + c$	c,v,n,z	A	00101	-
6	NEG	NEG Rd, Ra	$Rd \leftarrow 0 - Ra$	c,v,n,z	A	11010	-
7	SUB	SUB Rd, Ra, Rb	$Rd \leftarrow Ra - Rb$	c,v,n,z	A	01010	-
8	SUBI	SUBI Rd, Ra, #imm5	$Rd \leftarrow Ra - \text{imm5}$	c,v,n,z	A	01110	-
9	SUBIB	SUBIB Rd, #imm8	$Rd \leftarrow Rd - \text{imm8}$	c,v,n,z	B	01011	-
10	SUC	SUC Rd, Ra, Rb	$Rd \leftarrow Ra - Rb - c$	c,v,n,z	A	01100	-
11	SUCI	SUCI Rd, Ra, #imm5	$Rd \leftarrow Ra - \text{imm5} - c$	c,v,n,z	A	01101	-
12	CMP	CMP Ra, Rb	$Rd \leftarrow Ra - Rb$	c,v,n,z	A	00111	-
13	CMPI	CMPI Ra, #imm5	$Rd \leftarrow Ra - \text{imm5}$	c,v,n,z	A	01111	-
14	AND	AND Rd, Ra, Rb	$Rd \leftarrow Ra \text{ AND } Rb$	n,z	A	10000	-
15	OR	OR Rd, Ra, Rb	$Rd \leftarrow Ra \text{ OR } Rb$	n,z	A	10001	-
16	XOR	XOR Rd, Ra, Rb	$Rd \leftarrow Ra \text{ XOR } Rb$	n,z	A	10011	-
17	NOT	NOT Rd, Ra	$Rd \leftarrow \text{NOT } Ra$	n,z	A	10010	-
18	NAND	NAND Rd, Ra, Rb	$Rd \leftarrow Ra \text{ NAND } Rb$	n,z	A	10110	-
19	NOR	NOR Rd, Ra, Rb	$Rd \leftarrow Ra \text{ NOR } Rb$	n,z	A	10111	-
20	LSL	LSL Rd, Ra, #imm4	$Rd \leftarrow Ra \ll \text{imm4}$	n,z	A	11111	-
21	LSR	LSR Rd, Ra, #imm4	$Rd \leftarrow Ra \gg \text{imm4}$	n,z	A	11101	-
22	ASR	ASR Rd, Ra, #imm4	$Rd \leftarrow Ra \ggg \text{imm4}$	n,z	A	11100	-
23	LDW	LDW Rd, [Ra, #imm5]	$Rd \leftarrow \text{Mem}[Ra + \text{imm5}]$	-	C	00000	-
24	STW	STW Rd, [Ra, #imm5]	$\text{Mem}[Ra + \text{imm5}] \leftarrow Rd$	-	C	01000	-
25	LUI	LUI Rd, #imm8	$Rd \leftarrow \text{imm8}, 0$	-	B	10100	-
26	LLI	LLI Rd, #imm8	$Rd \leftarrow Rd[15:8], \text{imm8}$	-	B	10101	-
27	BR	BR LABEL	$PC \leftarrow PC + \text{imm8}$	-	D	-	000
28	BNE	BNE LABEL	$(z==0)?PC \leftarrow PC + \text{imm8}$	-	D	-	110
29	BE	BE LABEL	$(z==1)?PC \leftarrow PC + \text{imm8}$	-	D	-	111
30	BLT	BLT LABEL	$(n \& \sim v \text{ OR } \sim n \& v)?PC \leftarrow PC + \text{imm8}$	-	D	-	100
31	BGE	BGE LABEL	$(n \& v \text{ OR } \sim n \& \sim v)?PC \leftarrow PC + \text{imm8}$	-	D	-	101
32	BWL	BWL LABEL	$LR \leftarrow PC + 1; PC \leftarrow PC + \text{imm8}$	-	D	-	011
33	RET	RET	$PC \leftarrow LR$	-	D	-	010
34	JMP	JMP Ra, #imm5	$PC \leftarrow Ra + \text{imm5}$	-	D	-	001
35	PUSH	PUSH Ra	$\text{Mem}[R7] \leftarrow Ra; R7 \leftarrow R7 - 1;$	-	E	-	-
		PUSH LR	$\text{Mem}[R7] \leftarrow LR; R7 \leftarrow R7 - 1;$				
36	POP	POP Ra	$R7 \leftarrow R7 + 1; \text{Mem}[R7] \leftarrow Ra;$	-	E	-	-
		POP LR	$R7 \leftarrow R7 + 1; \text{Mem}[R7] \leftarrow LR;$				
37	RETI	RETI	$PC \leftarrow \text{Mem}[R7]$	-	F	-	000
38	ENAI	ENAI	$\text{IntEnFlag} \leftarrow 1$	-	F	-	001
39	DISI	DISI	$\text{IntEnFlag} \leftarrow 0$	-	F	-	010
40	STF	STF	$\text{Mem}[R7] \leftarrow \text{Flags}; R7 \leftarrow R7 - 1;$	-	F	-	011
41	LDF	LDF	$R7 \leftarrow R7 + 1; \text{Mem}[R7] \leftarrow \text{Flags};$	c,v,n,z	F	-	100



# Appendix B

## Project Management

INCOMPLETE CHAPTER: Project Management

Use of git  
regular meetings

DRAFT

## Appendix C

### Division of Labour

DRAFT

Task		Percentage Effort on task			
	<i>ECSID:</i>	hl13g10	ajr2g10	mw20g10	arr1g13
1	Initial Design	100	0	0	0
2	Verilog Behavioural Model	100	0	0	0
3	Multiply Program	100	0	0	0
4	Magic Datapath	100	0	0	0
4.1	Registers	100	0	0	0
4.2	Program Counter	100	0	0	0
4.3	Instruction Register	100	0	0	0
4.4	ALU	100	0	0	0
5	Verilog Cross Simulation	100	0	0	0
6	Control Unit Synthesis	100	0	0	0
7	Magic Control Unit	100	0	0	0
8	Final Floorplanning, Place- ment and Routing	100	0	0	0
9	Factorial Program	100	0	0	0
10	Random Program	100	0	0	0
11	Interrupt Program	100	0	0	0
11	Verilog Final Simulations and Cadence DRC	100	0	0	0
12	Assembler	100	0	0	0
13	Programmer's Guide Docu- mentation	100	0	0	0
13.1	Architecture	100	0	0	0
13.2	Assembler	100	0	0	0
13.3	Instruction Set	100	0	0	0
13.4	Programming Tips	100	0	0	0
13.5	Programs	100	0	0	0
13.6	Register Description	100	0	0	0
13.7	Simulation	100	0	0	0
14	Final Report	100	0	0	0
14.1	Introduction	100	0	0	0
14.2	Architecture	100	0	0	0
14.3	Instruction Set	100	0	0	0
14.4	Implementation	100	0	0	0
14.5	Testing	100	0	0	0
14.6	Conclusion	100	0	0	0
14.7	Project Management	100	0	0	0
	OVERALL EFFORT	100	0	0	0