## Final Report ELEC6027: VLSI Design Project

Formatle title page

Team R4
Henry Lovett (hl13g10)
Ashley Robinson (ajr2g10)
Martin Wearn (mw20g10)
Anusha Reddy (arr1g13)

27<sup>th</sup> April, 2014

# Todo list

Format title page	1
	4
INCOMPLETE CHAPTER: Architecture	5
Design of instruction set	6
	6
A	6
ISA novelties	6
Expand basic ISA design considerations	6
INCOMPLETE CHAPTER: Implementation	9
INCOMPLETE CHAPTER: Testing	2
INCOMPLETE CHAPTER: Conclusion	4
INCOMPLETE CHAPTER: Instruction Set Summary	.5
INCOMPLETE CHAPTER: Project Management	7

# Contents

1	Introduction	4
2	Architecture	5
3	Instruction Set	6
4	Design and Implementation	9
	4.1 Register Block	9
	4.0 Dua Carret au	9
	4.3 Instruction Register	9
	4.4 Arithmetic Logic Unit	10
	4.5 Datapath	10
	4.6 Controller	10
	4.7 CPU	11
	X Y	
<b>5</b>	Testing	12
	5.1 Register Block	12
	5.2 Program Counter	12
	5.3 Instruction Register	12
	5.4 Arithmetic Logic Unit	13
	5.5 Datapath	13
	5.6 Controller	13
	5.7 CPU	13
6	Conclusion	14
$\mathbf{A}$	Instruction Set Summary	15
В	Project Management	17



# Introduction

#### INCOMPLETE CHAPTER: Introduction

Overview of the report

## Architecture

#### INCOMPLETE CHAPTER: Architecture

Design of the datapath architecture.

Refer to the research done and how this influenced the design Incl. diagram

## Instruction Set

#### Design of instruction set

Allocation of opcodes etc

Refer to research

ISA novelties

In designing the instruction set architecture (ISA) emphasis was put on creating a complete set of basic operations which could be used to implement any program. This gave rise to a RISC based architecture since they have a small number of instructions and are optimized for a smaller chip area.

#### Expand basic ISA design considerations

Since a 16-bit microprocessor was to be designed, it was decided to base the system on the ARM Thumb architecture. This is a subset of the main 32-bit ARM instruction set which contains a suitably complete set of instructions. However it included a number of operations which take advantage of the ARM's 32-bit datapath, so any high register operations were removed. Change of state, sign extension and debugging instructions, among others, were also removed for simplification or because they were not necessary. This produced the original ISA made up of instructions 1-4, 6-10, 12-16, 20-24, 27-32, 35 and 36 as noted in the summary table in Appendix A. While instructions 5 and 11 were added to support use of carry flag with an immediate value. 17, 18 and 19 are included to form a complete logic set. 25 and 26 are for loading an initial value to any general purpose register. Instruction 33 is included from the SPARC ISA for returning from a procedure. Instruction 34 enables a control jump to anywhere in 2<sup>16</sup> memory locations. While

instructions 37-41 were added for support of a single interrupt.

It was decided to use up to 3 operands. This allows greater flexibility with the instructions available and reduces the amount of memory required to perform data processing operations. The number of instructions and their groupings determined the requirement of having 6-bits for the Opcode field. As such, 8 internal registers could be used since it is a realistic number for a RISC system and can be referenced in the remaining 10 bits. With the option of expanding the third operand to a 5 bit immediate value. This benefits from how common it is that a small immediate value is used more than a larger one. There was also support added for byte sized operations with two operand formatting since this is a standard length for small binary values.

Both control transfer and interrupt operations, with one exception, do not use any registers. This meant the free space could be used for further definitions, leaving only one opcode being needed for each. A 3-bit condition field allows a sufficient quantity of branching operations to be supported, leaving 8 bits to define the distance to move forwards or backwards. However since there is a limitation on the distance, it was deemed necessary to include the instruction "JMP" which takes a register address for transferring to any position in memory.

	Instruction Type	Sub-Type	15	14	13	12	11	10	9 8	7 6 5	4	3	2	1	0
A1	Data Manipulation	Register		Opcode		Rd		Ra		Rb		Χ	Χ		
A2	Bata Wampalation	Immediate	Opcode				160		Ita	imm4/5					
В	Byte Immediate		Opcode			]	Rd	imm8							
С	Data Transfer		0	LS	0	0	0	Rd		Ra	imm5				
D1	Control Transfer	Others	1	1	1	1 0		Cond.	ond	imm8					
D2	Control Transler	Jump	1	1	1	1	U	Cond.		Ra	imm5		5		
Е	Stack Operations		0	U	0	0	1	L	X X	Ra	0	0	0	0	1
F	Interrupts		1	1	0	0	1	IC	ond.	1 1 1	X	Χ	X	X	X

Table 3.1: General Instruction Formatting

To promote orthogonality, the instruction formatting for data manipulation operations followed a similar structure to the ARM Thumb, as shown in Table 3.1. Which was adapted to create all other types of formatting, and reordered to ensure immediate values were always on the far right of the instruction. This was to make sign extension of immediate values in the datapath easier since they are always in the same location in the instruction. It was also necessary to align all the destination and source registers to maintain consistency between instructions, aiding datapath simplicity.

Allocation of opcodes was done using k-map design with the arrangement designated according to the operation needing to be performed within the ALU module. This was because this allocation would have the greatest effect on the amount of logic needed for the ALU decoder. With the resultant mapping shown in Table ??.




Table 3.2: Opcode Assignment K-Map A

	00	01	11	10	
000	LDW	STW	NOP	AND	
001	POP	PUSH	'F'	OR	
011	ADDIB	SUBIB		XOR	
010	ADD	SUB	NEG	NOT	
110	ADDI	SUBI	,D,	NAND	
111	CMP	CMPI	LSL	NOR	
101	ADCI	SUBI	LSR	LLI	• SUB
100	ADC	SUC	ASR	LUI	• ShR

Table 3.3: Opcode Assignment K-Map B

## Design and Implementation

#### INCOMPLETE CHAPTER: Implementation

## 4.1 Register Block

Design of whole module, including circuit diagram Use of hierarchy / blocks - i.e. bit sliced, decoder

Design of slice,

Design of decoder,

Design of block,

Layout in silicon

#### 4.2 Program Counter

Design of whole module, including circuit diagram

Use of hierarchy / blocks - i.e. bit sliced, decoder

Design of slice,

Design of decoder,

Design of block,

Layout in silicon

### 4.3 Instruction Register

Design of whole module, including circuit diagram

Use of hierarchy / blocks - i.e. bit sliced, decoder Design of slice,
Design of decoder,
Design of block,
Layout in silicon

## 4.4 Arithmetic Logic Unit

Design of whole module, including circuit diagram
Use of hierarchy / blocks - i.e. bit sliced, decoder
Design of slice,
Design of decoder,
Design of block,
Layout in silicon

## 4.5 Datapath

Design of whole module, including circuit diagram
Use of hierarchy / blocks - i.e. bit sliced, decoder
Design of slice,
Design of decoder (slice 17),
Design of block,
Layout in silicon

#### 4.6 Controller

Design of - simple statemachine?

Control signals - description, use of type defs?

Description of main states:

Fetch

Execute

Interrupt

Implementation of interrupts (flags, enable...)

Synthesis and layout - I/O config, magic vs Ledit maybe?

## 4.7 CPU

Overall layout

pad ring size

positioning of control and datapath

power routing

anything else?



## Testing

#### INCOMPLETE CHAPTER: Testing

## 5.1 Register Block

Include Sub tests - of slice and decoder (if app)

Explain tests - what is done

why it is done.

How it verifies everything - why it is complete

Show simulation results

## 5.2 Program Counter

Include Sub tests - of slice and decoder (if app)

Explain tests - what is done

why it is done.

How it verifies everything - why it is complete

Show simulation results

## 5.3 Instruction Register

Include Sub tests - of slice and decoder (if app) Explain tests - what is done why it is done. How it verifies everything - why it is complete Show simulation results

## 5.4 Arithmetic Logic Unit

Include Sub tests - of slice and decoder (if app)Explain tests - what is donewhy it is done.How it verifies everything - why it is completeShow simulation results

## 5.5 Datapath

Include Sub tests - of slice and decoder (if app)Explain tests - what is donewhy it is done.How it verifies everything - why it is completeShow simulation results

#### 5.6 Controller

Include Sub tests - of slice and decoder (if app)Explain tests - what is donewhy it is done.How it verifies everything - why it is completeShow simulation results

#### 5.7 CPU

Include Sub tests - of slice and decoder (if app)Explain tests - what is donewhy it is done.How it verifies everything - why it is completeShow simulation results

# Conclusion

#### INCOMPLETE CHAPTER: Conclusion

Generic concluding marks

# Appendix A<br/> Instruction Set Summary

INCOMPLETE CHAPTER: Instruction Set Summary

	Mnemonic	Syntax	Semantics	Flags	Encoding	Opcode	Cond.
1	ADD	ADD Rd, Ra, Rb	$Rd \leftarrow Ra + Rb$	c,v,n,z	A	00010	-
2	ADDI	ADDI Rd, Ra, #imm5	$Rd \leftarrow Ra + imm5$	c,v,n,z	A	00110	-
3	ADDIB	ADDIB Rd, #imm8	$Rd \leftarrow Rd + imm8$	c,v,n,z	В	00011	-
4	ADC	ADC Rd, Ra, Rb	$Rd \leftarrow Ra + Rb + c$	c,v,n,z	A	00100	-
5	ADCI	ADCI Rd, Ra, #imm5	$Rd \leftarrow Ra + imm5 + c$	$_{\mathrm{c,v,n,z}}$	A	00101	-
6	NEG	NEG Rd, Ra	$\mathrm{Rd} \leftarrow 0$ - $\mathrm{Ra}$	$_{\mathrm{c,v,n,z}}$	A	11010	-
7	SUB	SUB Rd, Ra, Rb	$\mathrm{Rd} \leftarrow \mathrm{Ra} - \mathrm{Rb}$	c,v,n,z	A	01010	-
8	SUBI	SUBI Rd, Ra, #imm5	$Rd \leftarrow Ra - imm5$	c,v,n,z	A	01110	-
9	SUBIB	SUBIB Rd, #imm8	$Rd \leftarrow Rd - imm8$	c,v,n,z	В	01011	-
10	SUC	SUC Rd, Ra, Rb	$Rd \leftarrow Ra - Rb - c$	c,v,n,z	A	01100	-
11	SUCI	SUCI Rd, Ra, #imm5	$Rd \leftarrow Ra - imm5 - c$	c,v,n,z	A	01101	-
12	CMP	CMP Ra, Rb	$\mathrm{Rd} \leftarrow \mathrm{Ra}$ - $\mathrm{Rb}$	c,v,n,z	A	00111	-
13	CMPI	CMPI Ra, $\#imm5$	$Rd \leftarrow Ra - imm5$	$_{\mathrm{c,v,n,z}}$	A	01111	-
14	AND	AND Rd, Ra, Rb	$\mathrm{Rd} \leftarrow \mathrm{Ra} \; \mathtt{AND} \; \mathrm{Rb}$	$_{ m n,z}$	A	10000	-
15	OR	OR Rd, Ra, Rb	$\mathrm{Rd} \leftarrow \mathrm{Ra} \; \mathtt{OR} \; \mathrm{Rb}$	$_{\mathrm{n,z}}$	A	10001	-
16	XOR	XOR Rd, Ra, Rb	$\mathrm{Rd} \leftarrow \mathrm{Ra} \; \mathtt{XOR} \; \mathrm{Rb}$	$_{\mathrm{n,z}}$	A	10011	-
17	NOT	NOT Rd, Ra	$\mathrm{Rd} \leftarrow \mathtt{NOT} \ \mathrm{Ra}$	$_{\mathrm{n,z}}$	A	10010	-
18	NAND	NAND Rd, Ra, Rb	$\mathrm{Rd} \leftarrow \mathrm{Ra} \; \mathtt{NAND} \; \mathrm{Rb}$	$_{\mathrm{n,z}}$	A	10110	-
19	NOR	NOR Rd, Ra, Rb	$\mathrm{Rd} \leftarrow \mathrm{Ra} \; \mathtt{NOR} \; \mathrm{Rb}$	$_{\mathrm{n,z}}$	A	10111	-
20	LSL	LSL Rd, Ra, #imm4	$Rd \leftarrow Ra << imm4$	$_{\mathrm{n,z}}$	A	11111	-
21	LSR	LSR Rd, Ra, #imm4	$Rd \leftarrow Ra >> imm4$	$_{\mathrm{n,z}}$	A	11101	-
22	ASR	ASR Rd, Ra, #imm4	$Rd \leftarrow Ra >>> imm4$	$_{\mathrm{n,z}}$	A	11100	-
23	LDW	LDW Rd, [Ra, #imm5]	$Rd \leftarrow Mem[Ra + imm5]$	-	$^{\mathrm{C}}$	00000	-
24	STW	STW Rd, [Ra, #imm5]	$Mem[Ra + imm5] \leftarrow Rd$	-	$^{\mathrm{C}}$	01000	-
25	LUI	LUI Rd, #imm8	$Rd \leftarrow imm8, 0$	-	В	10100	-
26	$\operatorname{LLI}$	LLI Rd, #imm8	$Rd \leftarrow Rd[15:8], imm8$	-	В	10101	-
27	BR	BR LABEL	$PC \leftarrow PC + imm8$	-	D	-	000
28	BNE	BNE LABEL	$(z==0)$ ?PC $\leftarrow$ PC + imm8	-	D	-	110
29	${ m BE}$	BE LABEL	$(z==1)$ ?PC $\leftarrow$ PC + imm8	-	D	-	111
30	$\operatorname{BLT}$	BLT LABEL	$(n\&\sim v \text{ OR } \sim n\&v)?PC \leftarrow PC + imm8$	-	D	-	100
31	$_{\mathrm{BGE}}$	BGE LABEL	$(n\&v \ OR \sim n\&\sim v)?PC \leftarrow PC + imm8$	-	D	-	101
32	BWL	BWL LABEL	$LR \leftarrow PC + 1; PC \leftarrow PC + imm8$	-	D	-	011
33	RET	RET	$PC \leftarrow LR$	-	D	-	010
34	JMP	JMP Ra, $\#imm5$	$PC \leftarrow Ra + imm5$	-	D	-	001
35	PUSH	PUSH Ra	$Mem[R7] \leftarrow Ra; R7 \leftarrow R7 - 1;$	_	E	_	_
33	1 0 211	PUSH LR	$Mem[R7] \leftarrow RL; R7 \leftarrow R7 - 1;$				
36	POP	POP Ra	$R7 \leftarrow R7 + 1; Mem[R7] \leftarrow Ra;$	_	E	_	_
30		POP LR	$R7 \leftarrow R7 + 1; Mem[R7] \leftarrow RL;$				
37	RETI	RETI	$PC \leftarrow Mem[R7]$	-	F	-	000
38	ENAI	ENAI	$IntEnFlag \leftarrow 1$	-	F	-	001
39	DISI	DISI	$IntEnFlag \leftarrow 0$	-	F	-	010
40	$\operatorname{STF}$	$\operatorname{STF}$	$Mem[R7] \leftarrow Flags; R7 \leftarrow R7 - 1;$	-	F	-	011
41	LDF	LDF	$R7 \leftarrow R7 + 1; Mem[R7] \leftarrow Flags;$	c,v,n,z	F	-	100

# Appendix B

# Project Management

#### INCOMPLETE CHAPTER: Project Management

Use of git regular meetings

# Appendix C



	Task	Percentage Effort on task			sk
	ECSID:	hl13g10	ajr2g10	mw20g10	arr1g13
1	Initial Design	100	0	0	0
2	Verilog Behavioural Model	100	0	0	0
3	Multiply Program	100	0	0	0
4	Magic Datapath	100	0	0	0
4.1	Registers	100	0	0	0
4.2	Program Counter	100	0	0	0
4.3	Instruction Register	100	0	0	0
4.4	ALU	100	0	0	0
5	Verilog Cross Simulation	100	0	0	0
6	Control Unit Synthesis	100	0	0	0
7	Magic Control Unit	100	0	0	0
8	Final Floorplanning, Place-	100	0	0	0
	ment and Routing			*	
9	Factorial Program	100	0	0	0
10	Random Program	100	0	0	0
11	Interrupt Program	100	. 0	0	0
11	Verilog Final Simulations	100	0	0	0
	and Cadence DRC				
12	Assembler	100	0	0	0
13	Programmer's Guide Docu-	100	0	0	0
	mentation				
13.1	Architecture	100	0	0	0
13.2	Assembler	100	0	0	0
13.3	Instruction Set	100	0	0	0
13.4	Programming Tips	100	0	0	0
13.5	Programs	100	0	0	0
13.6	Register Description	100	0	0	0
13.7	Simulation	100	0	0	0
14	Final Report	100	0	0	0
14.1	Introduction	100	0	0	0
14.2	Architecture	100	0	0	0
14.3	Instruction Set	100	0	0	0
14.4	Implementation	100	0	0	0
14.5	Testing	100	0	0	0
14.6	Conclusion	100	0	0	0
14.7	Project Management	100	0	0	0
	OVERALL EFFORT	100	0	0	0
		9			-