# ELEC6027 - VLSI Design Project : Programmers Guide

Team R4

April 5, 2014

# 1 Introduction

Lorem Ipsum...

## 2 Architecture

Lorem Ipsum...

# 3 Register Description

Lorem Ipsum...

## 4 Instruction Set

The complete instruction set architecture includes a number of instructions for performing calculations on data, moving data between external memory and general purpose registers, transfer of control within a program and interrupt handling. It is based around a RISC architecture and as such has a highly orthogonal formatting of bit fields within the instruction code.

All instruction implemented by the architecture fall into one of 6 groups:

- Data Manipulation
- Byte Immediate
- Data Transfer
- Control Transfer
- Stack Operations
- Interrupts

Each instruction has only one addressing mode associated with it, determined by which group it fall within. Data manipulation instructions have either a register register or register immediate addressing mode for performing arithmetic, logical and shifting type operations. Byte immediate instructions have a register immediate addressing mode for arithmetic and load immediate type operations. Data transfer instructions have a base plus offset addressing mode for accessing external memory using an address stored in a GPR. Control transfer instructions have PC relative, register indirect and base plus offset addressing modes for changing the value of the program counter. Stack operations have register indirect preincrement or register indirect postdecrement addressing modes for accessing external memory and adjusting the stack pointer value. While interrupt operations have register indirect with postdecrement or preincrement addressing modes for restoring program counter and accessing the stack.

#### **General Instruction Formatting**

Instruction Type Sub-Type 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

A1	Data Manipulation	Register		Or	ocoo	d۵		F	Rd	Ra		Rb	-	X X
A2	Data Manipulation	Immediate		Oı	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	ıc		F	Rd	Ra		imı	m4	/5
В	Byte Immediate			$O_{\rm I}$	oco	de		F	Rd		im	m8	3	
С	Data Transfer		0	LS	0	0	0	F	Rd	Ra		in	nm5	5
D1	Control Transfer	Others	1	1	1	1	0	Co	ond.		in	ım8	3	
D2	Control Transfer	Jump	1	1	1	1	U		mu.	Ra		in	nm5	5
Е	Stack Operations		0	U	0	0	1	L	ХХ	Ra	0	0	0	0 1
F	Interrupts		1	1	0	0	1	ICo	ond.	1 1 1	X	X	X	ХХ

#### **Instruction Field Definitions**

Opcode: Operation code as defined for each instruction

Rd: Destination Register

Ra: Source register 1

Rb: Source register 2

immX: Immediate value of length X

Cond.: Branching condition code as defined for branch instructions

ICond.: Interrupt instruction code as defined for interrupt instructions

LS: 0=Load Data, 1=Store Data

U: 1=PUSH, 0=POP

L: 1=Use Link Register, 0=Use General Purpose Register

## Pseudocode Notation

Symbol	Meaning
$\leftarrow$ , $\rightarrow$	Assignment
Ra[x]	Bit x of register Ra
Ra[x: y]	Bit range from $x$ to $y$ of register Ra
+Ra	Positive value in Register Ra
-Ra	Negative value in Register Ra
<	Numerically greater than
>	Numerically less than
<<	Logical shift left
>>	Logical shift right
>>>	arithmetic shift right
Mem[val]	Data at memory location with address $val$
$\{x, y\}$	Contatenation of $x$ and $y$ to form a 16-bit value
(cond)?	Operation performed if <i>cond</i> evaluates to true
!	Bitwise Negation

4.1 ADD Add Word

#### **Format**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	0	0	1	0		Rd			Ra			Rb		X	X	

#### Syntax

ADD Rd, Ra, Rb

eg. ADD R5, R3, R2

#### Operation

$$\begin{aligned} &\mathrm{Rd} \leftarrow \mathrm{Ra} + \mathrm{Rb} \\ &\mathrm{N} \leftarrow \mathrm{Rd}[31] \\ &\mathrm{Z} \leftarrow \mathrm{if} \; \mathrm{Rd} = 0 \; \mathrm{then} \; 1, \; \mathrm{else} \; 0 \\ &\mathrm{V} \leftarrow \mathrm{if} \; (+\mathrm{Ra}, \, +\mathrm{Rb}, \, -\mathrm{Result}) \; \mathrm{or} \\ &\qquad \qquad (-\mathrm{Ra}, \, -\mathrm{Rb}, \, +\mathrm{Result}) \; \mathrm{then} \; 1, \; \mathrm{else} \; 0 \\ &\mathrm{C} \leftarrow \mathrm{if} \; (\mathrm{Result} > 2^{15}) \; \mathrm{or} \\ &\qquad \qquad (\mathrm{Result} < -2^{16}) \; \mathrm{then} \; 1, \; \mathrm{else} \; 0 \end{aligned}$$

#### Description

The 16-bit word in GPR Ra is added to the 16-bit word in GPR Rb and the result is placed into GPR Rd.

#### 4.2 ADDI

#### Add Immediate

#### **Format**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	1	0		Rd			Ra			i	mm	5	

#### **Syntax**

ADDI Rd, Ra, #imm5

eg. ADDI R5, R3, #7

#### Operation

$$\begin{aligned} &\mathrm{Rd} \leftarrow \mathrm{Ra} + \#\mathrm{imm5} \\ &\mathrm{N} \leftarrow \mathrm{Rd}[31] \\ &\mathrm{Z} \leftarrow \mathrm{if} \; \mathrm{Rd} = 0 \; \mathrm{then} \; 1, \; \mathrm{else} \; 0 \\ &\mathrm{V} \leftarrow \mathrm{if} \; (+\mathrm{Ra}, +\#\mathrm{imm5}, \, -\mathrm{Result}) \; \mathrm{or} \\ &\qquad (-\mathrm{Ra}, \, -\#\mathrm{imm5}, \, +\mathrm{Result}) \; \mathrm{then} \; 1, \; \mathrm{else} \; 0 \\ &\mathrm{C} \leftarrow \mathrm{if} \; (\mathrm{Result} > 2^{15}) \; \mathrm{or} \\ &\qquad (\mathrm{Result} < -2^{16}) \; \mathrm{then} \; 1, \; \mathrm{else} \; 0 \end{aligned}$$

#### Description

The 16-bit word in GPR Ra is added to the sign-extended 5-bit value given in the instruction and the result is placed into GPR Rd.

#### 4.3 ADDIB

## Add Immediate Byte

#### **Format**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	1	1		Rd					im	m8			

#### **Syntax**

ADDIB Rd, #imm8

eg. ADDIB R5, #93

#### Operation

$$\begin{split} &\mathrm{Rd} \leftarrow \mathrm{Rd} + \#\mathrm{imm8} \\ &\mathrm{N} \leftarrow \mathrm{Rd}[31] \\ &\mathrm{Z} \leftarrow \mathrm{if} \; \mathrm{Rd} = 0 \; \mathrm{then} \; 1, \; \mathrm{else} \; 0 \\ &\mathrm{V} \leftarrow \mathrm{if} \; (+\mathrm{Rd}, \; +\#\mathrm{imm8}, \; -\mathrm{Result}) \; \mathrm{or} \\ &\qquad \qquad (-\mathrm{Rd}, \; -\#\mathrm{imm8}, \; +\mathrm{Result}) \; \mathrm{then} \; 1, \; \mathrm{else} \; 0 \\ &\mathrm{C} \leftarrow \mathrm{if} \; (\mathrm{Result} > 2^{15}) \; \mathrm{or} \\ &\qquad \qquad (\mathrm{Result} < -2^{16}) \; \mathrm{then} \; 1, \; \mathrm{else} \; 0 \end{split}$$

#### Description

The 16-bit word in GPR Rd is added to the sign-extended 8-bit value given in the instruction and the result is placed into GPR Rd.

#### 4.4 ADC

## Add Word With Carry

#### **Format**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	0	0		Rd			Ra			Rb		X	X

#### **Syntax**

ADC Rd, Ra, Rb

eg. ADC R5, R3, R2

#### Operation

$$\begin{aligned} &\mathrm{Rd} \leftarrow \mathrm{Ra} + \mathrm{Rb} + \mathrm{C} \\ &\mathrm{N} \leftarrow \mathrm{Rd}[31] \\ &\mathrm{Z} \leftarrow \mathrm{if} \; \mathrm{Rd} = 0 \; \mathrm{then} \; 1, \; \mathrm{else} \; 0 \\ &\mathrm{V} \leftarrow \mathrm{if} \; (+\mathrm{Ra}, + (\mathrm{Rb} + \mathrm{CFlag}), \; -\mathrm{Result}) \; \mathrm{or} \\ &\qquad (-\mathrm{Ra}, - (\mathrm{Rb} + \mathrm{CFlag}), \; +\mathrm{Result}) \; \mathrm{then} \; 1, \; \mathrm{else} \; 0 \\ &\mathrm{C} \leftarrow \mathrm{if} \; (\mathrm{Result} > 2^{15}) \; \mathrm{or} \\ &\qquad (\mathrm{Result} < -2^{16}) \; \mathrm{then} \; 1, \; \mathrm{else} \; 0 \end{aligned}$$

#### Description

The 16-bit word in GPR Ra is added to the 16-bit word in GPR Rb with the added carry in set according to the Carry flag from previous operation, and the result is placed into GPR Rd.

#### 4.5 ADCI

## Add Immediate With Carry

#### **Format**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	0	1		Rd			Ra			i	mm	5	

#### **Syntax**

ADCI Rd, Ra, #imm5

eg. ADCI R5, R4, #7

## Operation

$$\begin{aligned} &\mathrm{Rd} \leftarrow \mathrm{Ra} + \#\mathrm{imm5} + \mathrm{C} \\ &\mathrm{N} \leftarrow \mathrm{Rd}[31] \\ &\mathrm{Z} \leftarrow \mathrm{if} \; \mathrm{Rd} = 0 \; \mathrm{then} \; 1, \; \mathrm{else} \; 0 \\ &\mathrm{V} \leftarrow \mathrm{if} \; (+\mathrm{Ra}, +(\#\mathrm{imm5} + \mathrm{CFlag}), \; -\mathrm{Result}) \; \mathrm{or} \\ &\qquad (-\mathrm{Ra}, \; -(\#\mathrm{imm5} + \mathrm{CFlag}), \; +\mathrm{Result}) \; \mathrm{then} \; 1, \; \mathrm{else} \; 0 \\ &\mathrm{C} \leftarrow \mathrm{if} \; (\mathrm{Result} > 2^{15}) \; \mathrm{or} \\ &\qquad (\mathrm{Result} < -2^{16}) \; \mathrm{then} \; 1, \; \mathrm{else} \; 0 \end{aligned}$$

#### Description

The 16-bit word in GPR Ra is added to the sign-extended 5-bit value given in the instruction with carry in set according to the Carry flag from previous operation, and the result is placed into GPR Rd.

4.6 NEG

Negate Word

**Format** 

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	1	0	-	Rd			Ra			Rb		X	X

#### **Syntax**

NEG Rd, Ra

eg. NEG R5, R3

#### Operation

$$Rd \leftarrow 0$$
 -  $Ra$   
 $N \leftarrow Rd[31]$   
 $Z \leftarrow if Rd = 0 \text{ then } 1, \text{ else } 0$   
 $V \leftarrow 0$   
 $C \leftarrow if (Result > 2^{15}) \text{ or}$   
 $(Result < -2^{16}) \text{ then } 1, \text{ else } 0$ 

#### Description

The 16-bit word in GPR Ra is added to the 16-bit word in GPR Rb and the result is placed into GPR Rd.

4.7 SUB

Subtract Word

**Format** 

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	1	0	1	0		Rd			Ra			Rb		X	X	

#### **Syntax**

SUB Rd, Ra, Rb

eg. SUB R5, R3, R2

#### Operation

$$Rd \leftarrow Ra - Rb$$

$$N \leftarrow Rd[31]$$

$$Z \leftarrow \text{if } Rd = 0 \text{ then } 1, \text{ else } 0$$

$$V \leftarrow if (+Ra, +Rb, -Result) or$$

$$(-Ra, -Rb, +Result)$$
 then 1, else 0

$$C \leftarrow if (Result > 2^{15}) or$$

(Result 
$$< -2^{16}$$
) then 1, else 0

#### Description

The 16-bit word in GPR Rb is subtracted from the 16-bit word in GPR Ra and the result is placed into GPR Rd.

#### 4.8 SUBI

#### **Subtract Immediate**

#### **Format**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	1	0		Rd			Ra			i	mm	5	

#### **Syntax**

SUBI Rd, Ra, #imm5

eg. SUBI R5, R3, #7

#### Operation

$$\begin{split} \mathrm{Rd} \leftarrow \mathrm{Ra} - \#\mathrm{imm5} \\ \mathrm{N} \leftarrow \mathrm{Rd}[31] \\ \mathrm{Z} \leftarrow \mathrm{if} \ \mathrm{Rd} = 0 \ \mathrm{then} \ 1, \ \mathrm{else} \ 0 \\ \mathrm{V} \leftarrow \mathrm{if} \ (+\mathrm{Ra}, +\#\mathrm{imm5}, -\mathrm{Result}) \ \mathrm{or} \\ & (-\mathrm{Ra}, -\#\mathrm{imm5}, +\mathrm{Result}) \ \mathrm{then} \ 1, \ \mathrm{else} \ 0 \\ \mathrm{C} \leftarrow \mathrm{if} \ (\mathrm{Result} > 2^{15}) \ \mathrm{or} \\ & (\mathrm{Result} < -2^{16}) \ \mathrm{then} \ 1, \ \mathrm{else} \ 0 \end{split}$$

#### Description

The sign extended 5-bit value given in the instruction is subtracted from the 16-bit word in GPR Ra and the result is placed into GPR Rd.

#### **4.9** SUBIB

## Subtract Immediate Byte

#### **Format**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	1	1		Rd					im	m8			

#### **Syntax**

SUBIB Rd, #imm8

eg. SUBIB R5, #93

#### Operation

$$\begin{split} &\mathrm{Rd} \leftarrow \mathrm{Rd} - \#\mathrm{imm8} \\ &\mathrm{N} \leftarrow \mathrm{Rd}[31] \\ &\mathrm{Z} \leftarrow \mathrm{if} \; \mathrm{Rd} = 0 \; \mathrm{then} \; 1, \; \mathrm{else} \; 0 \\ &\mathrm{V} \leftarrow \mathrm{if} \; (+\mathrm{Rd}, \; +\#\mathrm{imm8}, \; -\mathrm{Result}) \; \mathrm{or} \\ &\qquad \qquad (-\mathrm{Rd}, \; -\#\mathrm{imm8}, \; +\mathrm{Result}) \; \mathrm{then} \; 1, \; \mathrm{else} \; 0 \\ &\mathrm{C} \leftarrow \mathrm{if} \; (\mathrm{Result} \, > \, 2^{15}) \; \mathrm{or} \\ &\qquad \qquad (\mathrm{Result} \, < \, -2^{16}) \; \mathrm{then} \; 1, \; \mathrm{else} \; 0 \end{split}$$

#### Description

The 8-bit immediate value given in the instruction is subtracted from the 16-bit word in GPR Rd and the result is placed into GPR Rd.

#### 4.10 SUC

## Subtract Word With Carry

#### **Format**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	0	0	-	Rd			Ra			Rb		X	X

#### **Syntax**

SUC Rd, Ra, Rb

eg. SUC R5, R3, R2

#### Operation

$$\begin{split} &\mathrm{Rd} \leftarrow \mathrm{Ra-Rb-C} \\ &\mathrm{N} \leftarrow \mathrm{Rd}[31] \\ &\mathrm{Z} \leftarrow \mathrm{if} \; \mathrm{Rd} = 0 \; \mathrm{then} \; 1, \; \mathrm{else} \; 0 \\ &\mathrm{V} \leftarrow \mathrm{if} \; (+\mathrm{Ra}, + (\mathrm{Rb-CFlag}), \; -\mathrm{Result}) \; \mathrm{or} \\ &\qquad (-\mathrm{Ra}, \; - (\mathrm{Rb-CFlag}), \; +\mathrm{Result}) \; \mathrm{then} \; 1, \; \mathrm{else} \; 0 \\ &\mathrm{C} \leftarrow \mathrm{if} \; (\mathrm{Result} > 2^{15}) \; \mathrm{or} \\ &\qquad (\mathrm{Result} < -2^{16}) \; \mathrm{then} \; 1, \; \mathrm{else} \; 0 \end{split}$$

#### Description

The 16-bit word in GPR Rb is subtracted from the 16-bit word in GPR Rb with the subtracted carry in set according to the Carry flag from previous operation, and the result is placed into GPR Rd.

#### 4.11 SUCI

## Subtract Immediate With Carry

#### **Format**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	0	1		Rd			Ra			iı	mm	5	

#### **Syntax**

SUCI Rd, Ra, #imm5

eg. SUCI R5, R4, #7

#### Operation

Rd 
$$\leftarrow$$
 Ra - #imm5 - C  
N  $\leftarrow$  Rd[31]  
Z  $\leftarrow$  if Rd = 0 then 1, else 0  
V  $\leftarrow$  if (+Ra, +(#imm5-CFlag), -Result) or  
(-Ra, -(#imm5-CFlag), +Result) then 1, else 0  
C  $\leftarrow$  if (Result  $> 2^{15}$ ) or  
(Result  $< -2^{16}$ ) then 1, else 0

#### Description

The 5-bit immediate value in instruction is subtracted from the 16-bit word in GPR Ra with the subtracted carry in set according to the Carry flag from previous operation, and the result is placed into GPR Rd.

#### 4.12 CMP

## Compare Word

#### **Format**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	0	1	1	1		Rd			Ra			Rb		X	X	

#### **Syntax**

CMP Ra, Rb

eg. CMP R3, R2

#### Operation

Ra - Rb
$$N \leftarrow \text{Rd}[31]$$

$$Z \leftarrow \text{if Rd} = 0 \text{ then 1, else 0}$$

$$V \leftarrow \text{if (+Ra, +Rb, -Result) or}$$

$$(-Ra, -Rb, +Result) \text{ then 1, else 0}$$

$$C \leftarrow \text{if (Result } > 2^{15}) \text{ or}$$

$$(\text{Result } < -2^{16}) \text{ then 1, else 0}$$

#### Description

The 16-bit word in GPR Rb is subtracted from the 16-bit word in GPR Ra and the status flags are updated without saving the result.

#### 4.13 CMPI

## Compare Immediate

#### **Format**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	1	1		Rd			Ra			i	$_{ m mm}$	5	

#### **Syntax**

CMPI Ra, #imm5

eg. CMPI R3, #7

#### Operation

$$Ra - \#imm5$$

$$N \leftarrow Rd[31]$$

$$Z \leftarrow if Rd = 0 \text{ then } 1, \text{ else } 0$$

$$V \leftarrow if (+Ra, +\#imm5, -Result) \text{ or}$$

$$(-Ra, -\#imm5, +Result) \text{ then } 1, \text{ else } 0$$

$$C \leftarrow if (Result > 2^{15}) \text{ or}$$

$$(Result < -2^{16}) \text{ then } 1, \text{ else } 0$$

#### Description

The sign extended 5-bit value given in the instruction is subtracted from the 16-bit word in GPR Ra and the status flags are updated without saving the result.

4.14 AND

Logical AND

**Format** 

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	0	0	0	0		Rd			Ra			Rb		X	X	

**Syntax** 

AND Rd, Ra, Rb

eg. AND R5, R3, R2

Operation

 $Rd \leftarrow Ra \ AND \ Rb$ 

 $N \leftarrow N$ 

 $Z \leftarrow Z$ 

 $V \leftarrow V$ 

 $C \leftarrow C$ 

Description

The logical AND of the 16-bit words in GPRs Ra and Rb is performed and the result is placed into GPR Rd.

4.15 OR Logical OR

**Format** 

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	0	0	0	1	-	Rd			Ra			Rb		X	X	

**Syntax** 

OR Rd, Ra, Rb

eg. OR R5, R3, R2

Operation

 $Rd \leftarrow Ra OR Rb$ 

 $N \leftarrow N$ 

 $Z \leftarrow Z$ 

 $V \leftarrow V$ 

 $C \leftarrow C$ 

Description

The logical OR of the 16-bit words in GPRs Ra and Rb is performed and the result is placed into GPR Rd.

4.16 XOR

Logical XOR

**Format** 

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	0	0	1	1		Rd			Ra			Rb		X	X	

Syntax

XOR Rd, Ra, Rb

eg. XOR R5, R3, R2

Operation

 $Rd \leftarrow Ra XOR Rb$ 

 $N \leftarrow N$ 

 $Z \leftarrow Z$ 

 $V \leftarrow V$ 

 $C \leftarrow C$ 

Description

The logical XOR of the 16-bit words in GPRs Ra and Rb is performed and the result is placed into GPR Rd.

4.17 NOT

Logical NOT

**Format** 

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	0	0	1	0		Rd			Ra			Rb		X	X	

Syntax

NOT Rd, Ra

eg. NOT R5, R3

Operation

 $\mathrm{Rd} \leftarrow \mathrm{NOT} \ \mathrm{Ra}$ 

 $N \leftarrow N$ 

 $\mathbf{Z} \leftarrow \mathbf{Z}$ 

 $V \leftarrow V$ 

 $C \leftarrow C$ 

Description

The logical NOT of the 16-bit word in GPR Ra is performed and the result is placed into GPR Rd.

#### 4.18 NAND

## Logical NAND

#### **Format**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	0	1	1	0	-	Rd			Ra			Rb		X	X	

#### **Syntax**

NAND Rd, Ra, Rb

eg. NAND R5, R3, R2

## Operation

 $Rd \leftarrow Ra NAND Rb$ 

 $N \leftarrow N$ 

 $\mathbf{Z} \leftarrow \mathbf{Z}$ 

 $V \leftarrow V$ 

 $C \leftarrow C$ 

#### Description

The logical NAND of the 16-bit words in GPRs Ra and Rb is performed and the result is placed into GPR Rd.

4.19 NOR

Logical NOR

**Format** 

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	1	1	-	Rd			Ra			Rb		X	X

#### **Syntax**

NOR Rd, Ra, Rb

eg. NOR R5, R3, R2

## Operation

 $\mathrm{Rd} \leftarrow \mathrm{Ra} \; \mathrm{NOR} \; \mathrm{Rb}$ 

 $N \leftarrow N$ 

 $\mathbf{Z} \leftarrow \mathbf{Z}$ 

 $V \leftarrow V$ 

 $C \leftarrow C$ 

#### Description

The logical NOR of the 16-bit words in GPRs Ra and Rb is performed and the result is placed into GPR Rd.

#### 4.20 LSL

## Logical Shift Left

#### **Format**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1		Rd			Ra		0		im	m4	

#### **Syntax**

LSL Rd, Ra, #imm4

eg. LSL R5, R3, #7

#### Operation

 $Rd \leftarrow Ra << \#imm4$ 

 $N \leftarrow N$ 

 $Z \leftarrow Z$ 

 $V \leftarrow V$ 

 $C \leftarrow C$ 

#### Description

The 16-bit word in GPR Ra is shifted left by the 4-bit amount specified in the instruction, shifting in zeros, and the result is placed into GPR Rd.

#### 4.21 LSR

## Logical Shift Right

#### **Format**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	1		Rd			Ra		0		im	m4	

#### **Syntax**

LSR Rd, Ra, #imm4

eg. LSR R5, R3, #7

#### Operation

 $Rd \leftarrow Ra >> \#imm4$ 

 $N \leftarrow N$ 

 $Z \leftarrow Z$ 

 $V \leftarrow V$ 

 $C \leftarrow C$ 

#### Description

The 16-bit word in GPR Ra is shifted right by the 4-bit amount specified in the instruction, shifting in zeros, and the result is placed into GPR Rd.

#### 4.22 ASR

## Arithmetic Shift Right

#### **Format**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	0		Rd			Ra		0		im	m4	

#### **Syntax**

ASR Rd, Ra, #imm4

eg. ASR R5, R3, #7

#### Operation

 $Rd \leftarrow Ra >>> \#imm4$ 

 $N \leftarrow N$ 

 $Z \leftarrow Z$ 

 $V \leftarrow V$ 

 $C \leftarrow C$ 

## Description

The 16-bit word in GPR Ra is shifted right by the 4-bit amount specified in the instruction, shifting in the sign bit of Ra, and the result is placed into GPR Rd.

4.23 LDW Load Word

#### **Format**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0		Rd			Ra			iı	nm	5	

#### **Syntax**

LDW Rd, [Ra, #imm5]

eg. LDW R5, [R3, #7]

#### Operation

 $Rd \leftarrow Mem[Ra + \#imm5]$ 

 $N \leftarrow N$ 

 $Z \leftarrow Z$ 

 $V \leftarrow V$ 

 $C \leftarrow C$ 

#### Description

Data is loaded from memory at the resultant address from addition of GPR Ra and the 5-bit immediate value specified in the instruction, and the result is placed into GPR Rd.

The addressing mode of this instruction is Base Plus Offset.

4.24 STW Store Word

#### **Format**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0		Rd			Ra			iı	mm	5	

#### **Syntax**

STW Rd, [Ra, #imm5]

eg. STW R5, [R3, #7]

#### Operation

 $Rd \rightarrow Mem[Ra + \#imm5]$ 

 $N \leftarrow N$ 

 $Z \leftarrow Z$ 

 $V \leftarrow V$ 

 $C \leftarrow C$ 

#### Description

Data in GPR Rd is stored to memory at the resultant address from addition of GPR Ra and the 5-bit immediate value specified in the instruction.

The addressing mode of this instruction is Base Plus Offset.

#### 4.25 LUI

## Load Upper Immediate

#### **Format**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	0	0		Rd					im	m8			

#### **Syntax**

LUI Rd #imm8

eg. LUI R5, #93

## Operation

 $Rd \leftarrow \{\#imm8, 0\}$ 

 $\mathbf{N} \leftarrow \mathbf{N}$ 

 $Z \leftarrow Z$ 

 $V \leftarrow V$ 

 $C \leftarrow C$ 

#### Description

The 8-bit immediate value provided in the instruction is loaded into the top half in GPR Rd, setting the bottom half to zero.

#### 4.26 LLI

#### Load Lower Immediate

#### **Format**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	0	1		Rd					im	m8			

#### **Syntax**

LLI Rd #imm8

eg. LLI R5, #93

#### Operation

 $Rd \leftarrow \{Rd[15:8], \#imm8\}$ 

 $N \leftarrow N$ 

 $Z \leftarrow Z$ 

 $V \leftarrow V$ 

 $C \leftarrow C$ 

#### Description

The 8-bit immediate value provided in the instruction is loaded into the bottom half in GPR Rd, leaving the top half unchanged.

4.27 BR

**Branch Always** 

**Format** 

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	0	0				im	m8			

#### **Syntax**

BR LABEL

eg. BR .loop

#### Operation

$$PC \leftarrow PC + \#imm8$$

 $N \leftarrow N$ 

 $\mathbf{Z} \leftarrow \mathbf{Z}$ 

 $V \leftarrow V$ 

 $C \leftarrow C$ 

## Description

Unconditionally branch to the resultant address from addition of PC and the 8-bit immediate value specified in the instruction. LABEL can be both a symbolic name or a numeric value, and is capable of jumping forwards or backwards.

#### 4.28 BNE

## Branch If Not Equal

#### **Format**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	1	1	0				im	m8			

#### **Syntax**

BNE LABEL

eg. BNE .loop

#### Operation

$$PC \leftarrow PC + \#imm8 (z==0)$$
?

 $N \leftarrow N$ 

 $Z \leftarrow Z$ 

 $V \leftarrow V$ 

 $C \leftarrow C$ 

#### Description

Conditionally branch to the resultant address from addition of PC and the 8-bit immediate value specified in the instruction if zero status flag (Z) equals zero. LABEL can be both a symbolic name or a numeric value, and is capable of jumping forwards or backwards.

4.29 BE

**Branch If Equal** 

#### **Format**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	1	1	1				im	m8			

#### **Syntax**

BE LABEL

eg. BE .loop

#### Operation

$$PC \leftarrow PC + \#imm8 (z==1)$$
?

 $N \leftarrow N$ 

 $\mathbf{Z} \leftarrow \mathbf{Z}$ 

 $V \leftarrow V$ 

 $C \leftarrow C$ 

#### Description

Conditionally branch to the resultant address from addition of PC and the 8-bit immediate value specified in the instruction if zero status flag (Z) equals one. LABEL can be both a symbolic name or a numeric value, and is capable of jumping forwards or backwards.

#### 4.30 BLT

#### Branch If Less Than

#### **Format**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	1	0	0				im	m8			

#### **Syntax**

BLT LABEL

eg. BLT .loop

#### Operation

$$PC \leftarrow PC + \#imm8 (n\&!v OR !n\&v)?$$

 $N \leftarrow N$ 

 $Z \leftarrow Z$ 

 $V \leftarrow V$ 

 $C \leftarrow C$ 

#### Description

Conditionally branch to the resultant address from addition of PC and the 8-bit immediate value specified in the instruction if negative status flag and overflow status flag are not equivalent. LABEL can be both a symbolic name or a numeric value, and is capable of jumping forwards or backwards.

## 4.31 BGE Branch If Greater Than Or Equal

#### **Format**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	1	0	1				im	m8			

#### **Syntax**

BGE LABEL

eg. BGE .loop

#### Operation

$$PC \leftarrow PC + \#imm8 (n\&v OR !n\&!v)$$
?

 $N \leftarrow N$ 

 $Z \leftarrow Z$ 

 $V \leftarrow V$ 

 $C \leftarrow C$ 

#### Description

Conditionally branch to the resultant address from addition of PC and the 8-bit immediate value specified in the instruction if negative status flag and overflow status flag are equivalent. LABEL can be both a symbolic name or a numeric value, and is capable of jumping forwards or backwards.

#### 4.32 BWL

#### Branch With Link

#### **Format**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	1	1				im	m8			

#### **Syntax**

BWL LABEL

eg. BWL .loop

#### Operation

$$LR \leftarrow PC + 1$$
;  $PC \leftarrow PC + \#imm8$ 

$$N \leftarrow N$$

$$Z \leftarrow Z$$

$$V \leftarrow V$$

$$C \leftarrow C$$

#### Description

Save the current program counter (PC) value plus one to the link register. Then unconditionally branch to the resultant address from addition of PC and the 8-bit immediate value specified in the instruction. LABEL can be both a symbolic name or a numeric value, and is capable of jumping forwards or backwards.

4.33 RET Return

**Format** 

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	1	0				im	m8			

Syntax

RET eg. RET

Operation

 $\mathrm{PC} \leftarrow \mathrm{LR}$ 

 $N \leftarrow N$ 

 $\mathbf{Z} \leftarrow \mathbf{Z}$ 

 $V \leftarrow V$ 

 $C \leftarrow C$ 

Description

Unconditionally branch to the address stored in the link register (LR).

4.34 JMP Jump

**Format** 

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	0	1				im	m8			

**Syntax** 

JMP Ra, #imm5

eg. JMP R3, #7

Operation

 $PC \leftarrow Ra + \#imm5$ 

 $N \leftarrow N$ 

 $Z \leftarrow Z$ 

 $V \leftarrow V$ 

 $C \leftarrow C$ 

Description

Unconditionally jump to the resultant address from the addition of GPR Ra and the 5-bit immediate value specified in the instruction.

The addressing mode of this instruction is Base Plus Offset.

#### 4.35 PUSH

#### **Push From Stack**

#### **Format**

		13												
0	1	0	0	1	L	X	X	Ra	X	X	X	X	X	

#### Syntax

PUSH Ra PUSH RL eg. PUSH R3 eg. PUSH RL

#### Operation

 $reg \rightarrow Mem[R7]; R7 \leftarrow R7 - 1$ 

 $N \leftarrow N$ 

 $Z \leftarrow Z$ 

 $V \leftarrow V$ 

 $\mathbf{C} \leftarrow \mathbf{C}$ 

#### Description

'reg' corresponds to either a GPR or the link register, the contents of which are stored to the stack using the address stored in the stack pointer (R7). Then Decrement the stack pointer by one.

The addressing mode of this instruction is Register Indirect Postdecrement.

4.36 POP

Pop From Stack

#### **Format**

		13											
0	0	0	0	1	L	X	X	Ra	X	X	X	X	X

#### **Syntax**

POP Ra POP RL eg. POP R3 eg. POP RL

## Operation

 $R7 \leftarrow R7 + 1; \, \text{Mem}[R7] \leftarrow \text{reg};$ 

 $N \leftarrow N$ 

 $\mathbf{Z} \leftarrow \mathbf{Z}$ 

 $\mathbf{V} \leftarrow \mathbf{V}$ 

 $\mathbf{C} \leftarrow \mathbf{C}$ 

#### Description

Increment the stack pointer by one. Then 'reg' corresponds to either a GPR or the link register, the contents of which are retrieved from the stack using the address stored in the stack pointer (R7).

The addressing modes of this instruction are Register Indirect Preincrement.

#### 4.37 RETI

## **Return From Interrupt**

#### **Format**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	1	0	0	0	1	1	1	X	X	X	X	X

## Syntax

RETI

eg. RETI

#### Operation

 $PC \leftarrow Mem[R7]$ 

 $N \leftarrow N$ 

 $Z \leftarrow Z$ 

 $V \leftarrow V$ 

 $C \leftarrow C$ 

#### Description

Restore program counter to its value before interrupt occured, which is stored on the stack, pointed to be the stack pointer (R7). This must be the last instruction in an interrupt service routine.

## 4.38 ENAI

# **Enable Interrupts**

#### **Format**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	1	0	0	1	0	0	1	1	1	1	X	X	X	X	X	

## Syntax

ENAI

eg. ENAI

## Operation

IntEn Flag 
$$\leftarrow 1$$

$$N \leftarrow N$$

$$Z \leftarrow Z$$

$$V \leftarrow V$$

$$\mathbf{C} \leftarrow \mathbf{C}$$

## Description

Turn on interrupts by setting interrupt enable flag to true (1).

## 4.39 **DISI**

# Disable Interrupts

#### **Format**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	1	0	0	1	0	1	0	1	1	1	X	X	X	X	X	

## Syntax

DISI

eg. DISI

## Operation

IntEn Flag 
$$\leftarrow 0$$

$$N \leftarrow N$$

$$Z \leftarrow Z$$

$$V \leftarrow V$$

$$\mathbf{C} \leftarrow \mathbf{C}$$

## Description

Turn off interrupts by setting interrupt enable flag to false (0).

#### 4.40 STF

## **Store Status Flags**

#### **Format**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	1	0	0	1	0	1	1	1	1	1	X	X	X	X	X	

## Syntax

STF

eg. STF

#### Operation

$$\text{Mem [R7]} \leftarrow \{\text{12-bit 0, Z, C, V, N}\}; \, \text{R7} \leftarrow \text{R7 - 1};$$

$$N \leftarrow N$$

$$Z \leftarrow Z$$

$$V \leftarrow V$$

$$C \leftarrow C$$

#### Description

Store contents of status flags to stack using address held in stack pointer (R7). Then decrement the stack pointer (R7) by one.

The addressing more of this instruction is Register Indirect Postdecrement.

#### 4.41 LDF

## **Load Status Flags**

#### **Format**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	1	0	0	1	1	0	0	1	1	1	X	X	X	X	X	

#### **Syntax**

LDF

eg. LDF

#### Operation

$$R7 \leftarrow R7 + 1; \{Z, C, V, N\} \leftarrow Mem[R7][3:0]$$

$$N \leftarrow N$$

$$Z \leftarrow Z$$

$$V \leftarrow V$$

$$C \leftarrow C$$

#### Description

Increment the stack pointer (R7) by one. Then load content of status flags with lower 4 bits of value retrieved from stack using address held in stack pointer (R7).

The addressing more of this instruction is Register Indirect Preincrement.

# 5 Programming Tips

Lorem Ipsum...

# 6 Assembler

Lorem Ipsum...

# 7 Programs

Lorem Ipsum...

# 8 Simulation

Lorem Ipsum...