ELEC6027 - VLSI Design Project : Programmers Guide

Team R4

 28^{th} April, 2014

Todo list

Fi	igure: Architecture diagram	. ,
	Programmg Tips section needs starting and completing	. 53
	A register window could also be done for this section too	. 6
	Put a screen shot of the waveform window?	. 6'
	Make these more accurate when AJR has finished playing around.	. 68

Contents

1	\mathbf{Intr}	oduction 7
	1.1	Architecture
	1.2	Register Description
2	Inst	ruction Set 9
	2.1	General Instruction Formatting
	2.2	ADD
	2.3	ADDI 13
	2.4	ADDIB 14
	2.5	ADC
	2.6	ADCI
	2.7	NEG
	2.8	SUB
	2.9	SUBI
	2.10	SUBIB
		SUC
	2.12	SUCI
	2.13	CMP
	2.14	CMPI
	2.15	AND
	2.16	OR
		XOR
		NOT
	2.19	NAND
	2.20	NOR
	2.21	LSL
	2.22	LSR
	2.23	ASR
		LDW
		STW
		LUI
		LLI
	2.28	
		BNE
	2.30	

	2.31	BLT	 41
	2.32	BGE	 42
	2.33	B BWL	 43
	2.34	RET	 44
	2.35	5 JMP	 45
	2.36	PUSH	 46
		POP	
	2.38	RETI	 48
	2.39	ENAI	 49
		DISI	
		STF	
	2.42	PLDF	 52
3	Pro	ogramming Tips	53
4	Ass	sembler	55
	4.1	Instruction Formatting	 55
	4.2	Assembler Directives	 56
	4.3	Running The Assembler	 56
	4.4	Error Messages	 58
5	Pro	ograms	5 9
	5.1	Multiply	 59
	5.2	Factorial	
	5.3	Random	 60
	5.4	Interrupt	 61
6	Sim	nulation	65
	6.1	Running the simulations	
	6.2	Serial Data	
	6.3	Run Time	
	6.4	Simulation	 67
\mathbf{A}		de Listings	69
	A.1	1 0	 69
	A.2	Factorial	 71
			 73
	Λ 1	Interrupt	7/




Figure 1: The Architecture diagram of the Samurai processor.

1 Introduction

This is the Programmers Guide for the processor designed by Team R4 in the VLSI Design Project, ELEC6027.

The processor is called Samurai - Sixteen bit ARM and MIPS Unified Risc Architecture with Interrupts. It is a sixteen bit general purpose Von Neumann processor. Samurai implements a custom Instruction Set.

This guide documents the architecture and instruction set. In addition, four example programs are given along with instructions of the use of the Assembler. Finally, the simulation environment is explained, giving examples of how to run a program.

1.1 Architecture

Figure 1 shows the datapath architecture of the Samurai processor. The controller has been omitted along with all control signals. The exception is the status register is shown for data flow as this utilises the System Bus. Instruction decoding is also not shown for clarity. All registers, buses and multiplexors are 16 bits in length unless otherwise stated.

1.2 Register Description

The Samurai processor has twelve registers in total, all are 16 bits wide. These is a program counter, instruction register, link register, ALU output register and 8 general purpose registers. Each register is described below, along with any conventions.

General Purpose Registers The register block consists of eight General Purpose Registers (GPRs). There is no dummy register. By convention, Register 7 is used as the stack pointer. It is used by stack and interrupt instructions such as push, pop, store and load flags and return from interrupt.

Link Register The Link Register is used to store the return address of the caller function. However, it is not a part of the General Purpose register file. The link register is used by the branch with link and return from subroutine instructions. In these, the program counter is stored to or set by the link register. The link register can also be pushed or popped to/from the stack.

Program Counter The program counter is used to access the current instruction. It can be set by the result of an ALU operation, the link register, a value on the stack or a predefined constant used for interrupts. Branch instructions are the main modifier of the program counter. By default, all instructions increment the Program Counter by one to progress the operation of the program. This is not an addressable register and it's functionality is utilised by the control unit only.

Instruction Register The instruction register contains the currently executed instruction. This can only be set from the main memory by use of the Program Counter as the address to main memory. It is not addressable and it's function is utilised by the control unit.

AluOut The AluOut register is used to hold a value on the output of the Alu. It is used by memory access instructions and is not addressable.

2 Instruction Set

The complete instruction set architecture includes a number of instructions for performing calculations on data, memory access, transfer of control within a program and interrupt handling.

All instructions implemented by this architecture fall into one of 6 groups, categorized as follows:

- Data Manipulation Arithmetic, Logical, Shifting
- Byte Immediate Arithmetic, Byte Load
- Data Transfer Memory Access
- Control Transfer (Un)conditional Branching
- Stack Operations Push, Pop
- Interrupts Enabling, Status Storage, Returning

There is only one addressing mode associated with each instruction, generally following these groupings:

- Data Manipulation Register-Register, Register-Immediate
- Byte Immediate Register-Immediate
- Data Transfer Base Plus Offset
- Control Transfer PC Relative, Register-Indirect, Base Plus Offset
- Stack Operations Register-Indirect Preincrement/Postdecrement
- Interrupts Register-Indirect Preincrement/Postdecrement

2.1 **General Instruction Formatting**

	Instruction Type	Sub-Type	15	14	13	12	11	10 9 8	7 6 5	4	3	2	1	0
A1	Data Manipulation	Register		Or	ococ	ما		Rd	Ra		Rb X		X	X
A2	Data Manipulation	Immediate		O _I	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	ıc		Rd	Ra		im	m4	/5	
В	Byte Immediate			O_{I}	coc	le		Rd		im	nm8	3		
С	Data Transfer		0	LS	0	0	0	Rd	Ra		in	nm	5	
D1	Control Transfer	Others	1	1	1	1	0	Cond.		in	nm8	3		
D2	Control Transfer	Jump	1	1	1	1	U	Cond.	Ra		in	nm	5	
Е	Stack Operations		0	U	0	0	1	L X X	Ra	0	0	0	0	1
F	Interrupts		1	1	0	0	1	ICond.	1 1 1	X	X	X	X	X

Instruction Field Definitions

Opcode: Operation code as defined for each instruction

Rd: Destination Register

Ra: Source register 1

Rb: Source register 2

immN: Immediate value of length N

Cond.: Branching condition code as defined for branch instructions

ICond.: Interrupt instruction code as defined for interrupt instructions

LS: 0=Load Data, 1=Store Data

U: 1=PUSH, 0=POP

L: 1=Use Link Register, 0=Use GPR

Pseudocode Notation

Symbol	Meaning
←	Assignment
Result[x]	Bit x of result
Ra[x: y]	Bit range from x to y of register Ra
<	Numerically less than
>	Numerically greater than
<<	Logical shift left
>>	Logical shift right
>>>	Arithmetic shift right
Mem[val]	Data at memory location with address val
$\{x, y\}$	Contatenation of x and y to form a 16-bit value
!	Bitwise Negation

Use of the word UNPREDICTABLE indicates that the resultant flag value after operation execution will not be indicative of the ALU result. Instead its value will correspond to the result of an undefined arithmetic operation and as such should not be used.

2.2 ADD Add Word

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	1	0		Rd			Ra			Rb		X	X

Syntax

ADD Rd, Ra, Rb

eg. ADD R5, R3, R2

Operation

$$Rd \leftarrow Ra + Rb$$

$$N \leftarrow if (Result < 0) then 1, else 0$$

$$Z \leftarrow if (Result = 0) then 1, else 0$$

$$V \leftarrow if (Ra>0 \text{ and } Rb>0 \text{ and } Result<0) \text{ or}$$

(Ra<0 and Rb<0 and Result>0) then 1, else 0

$$C \leftarrow if (Result > 2^{16} - 1) or$$

(Result
$$< -2^{16}$$
) then 1, else 0

Description

The 16-bit word in GPR[Ra] is added to the 16-bit word in GPR[Rb] and the result is placed into GPR[Rd].

 ${\bf Addressing\ Mode:\ Register-Register}.$

2.3 ADDI

Add Immediate

Format

15	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0)	0	1	1	0	-	Rd			Ra			iı	mm	5	

Syntax

ADDI Rd, Ra, #imm5

eg. ADDI R5, R3, #7

Operation

$$Rd \leftarrow Ra + \#imm5$$

$$N \leftarrow if (Result < 0) then 1, else 0$$

$$Z \leftarrow if (Result = 0) then 1, else 0$$

$$V \leftarrow if \ (Ra{>}0 \ and \ \#imm5{>}0 \ and \ Result{<}0)$$
 or

(Ra<0 and #imm5<0 and Result>0) then 1, else 0

$$C \leftarrow if (Result > 2^{16} - 1) or$$

(Result
$$< -2^{16}$$
) then 1, else 0

Description

The 16-bit word in GPR[Ra] is added to the sign-extended 5-bit value given in the instruction and the result is placed into GPR[Rd].

ADDIB 2.4

Add Immediate Byte

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	1	1	-	Rd					im	m8			

Syntax

ADDIB Rd, #imm8

eg. ADDIB R5, #93

Operation

Rd
$$\leftarrow$$
 Rd + #imm8
N \leftarrow if (Result < 0) then 1, else 0
Z \leftarrow if (Result = 0) then 1, else 0
V \leftarrow if (Rd>0 and #imm8>0 and Result<0) or
(Rd<0 and #imm8<0 and Result>0) then 1, else 0
C \leftarrow if (Result > $2^{16} - 1$) or
(Result < -2^{16}) then 1, else 0

Description

The 16-bit word in GPR[Rd] is added to the sign-extended 8-bit value given in the instruction and the result is placed into GPR[Rd].

2.5 ADC

Add Word With Carry

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	0	0	-	Rd			Ra			Rb		X	X

Syntax

ADC Rd, Ra, Rb

eg. ADC R5, R3, R2

Operation

$$\begin{split} &\mathrm{Rd} \leftarrow \mathrm{Ra} + \mathrm{Rb} + \mathrm{C} \\ &\mathrm{N} \leftarrow \mathrm{if} \; (\mathrm{Result} < 0) \; \mathrm{then} \; 1, \; \mathrm{else} \; 0 \\ &\mathrm{Z} \leftarrow \mathrm{if} \; (\mathrm{Result} = 0) \; \mathrm{then} \; 1, \; \mathrm{else} \; 0 \\ &\mathrm{V} \leftarrow \mathrm{if} \; (\mathrm{Ra} > 0 \; \mathrm{and} \; (\mathrm{Rb} + \mathrm{CFlag}) > 0 \; \mathrm{and} \; \mathrm{Result} < 0) \; \mathrm{or} \\ &\qquad (\mathrm{Ra} < 0 \; \mathrm{and} \; (\mathrm{Rb} + \mathrm{CFlag}) < 0 \; \mathrm{and} \; \mathrm{Result} > 0) \; \mathrm{then} \; 1, \; \mathrm{else} \; 0 \\ &\mathrm{C} \leftarrow \mathrm{if} \; (\mathrm{Result} > 2^{16} - 1) \; \mathrm{or} \end{split}$$

Description

The 16-bit word in GPR[Ra] is added to the 16-bit word in GPR[Rb] with the added carry in set according to the Carry flag from previous operation, and the result is placed into GPR[Rd].

(Result $< -2^{16}$) then 1, else 0

ADCI 2.6

Add Immediate With Carry

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	0	1		Rd			Ra			i	mm	5	

Syntax

ADCI Rd, Ra, #imm5

eg. ADCI R5, R4, #7

Operation

Rd
$$\leftarrow$$
 Ra + #imm5 + C
N \leftarrow if (Result < 0) then 1, else 0
Z \leftarrow if (Result = 0) then 1, else 0
V \leftarrow if (Ra>0 and (#imm5+CFlag)>0 and Result<0) or
(Ra<0 and (#imm5+CFlag)<0 and Result>0) then 1, else 0
C \leftarrow if (Result > $2^{16} - 1$) or
(Result < -2^{16}) then 1, else 0

Description

The 16-bit word in GPR[Ra] is added to the sign-extended 5-bit value given in the instruction with carry in set according to the Carry flag from previous operation, and the result is placed into GPR[Rd].

2.7 NEG

Negate Word

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	1	0		Rd			Ra		X	X	X	X	X

Syntax

NEG Rd, Ra

eg. NEG R5, R3

Operation

$$Rd \leftarrow 0 - Ra$$

$$N \leftarrow \text{if (Result } < 0) \text{ then } 1, \text{ else } 0$$

$$Z \leftarrow if (Result = 0) then 1, else 0$$

$$V \leftarrow 0$$

$$\mathbf{C} \leftarrow \mathbf{0}$$

Description

The 16-bit word in GPR[Ra] is added to the 16-bit word in GPR[Rb] and the result is placed into GPR[Rd].

2.8 SUB
Format

Subtract Word

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	1	0		Rd			Ra			Rb		X	X

Syntax

SUB Rd, Ra, Rb

eg. SUB R5, R3, R2

Operation

$$Rd \leftarrow Ra - Rb$$

$$N \leftarrow if (Result < 0) then 1, else 0$$

$$Z \leftarrow if (Result = 0) then 1, else 0$$

$$V \leftarrow if (Ra>0 \text{ and } Rb>0 \text{ and } Result<0) \text{ or}$$

(Ra<0 and Rb<0 and Result>0) then 1, else 0

$$C \leftarrow if (Result > 2^{16} - 1) or$$

(Result
$$< -2^{16}$$
) then 1, else 0

Description

The 16-bit word in GPR[Rb] is subtracted from the 16-bit word in GPR[Ra] and the result is placed into GPR[Rd].

 ${\bf Addressing\ Mode:\ Register-Register}.$

2.9 SUBI

Subtract Immediate

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	1	0		Rd			Ra			i	mm	5	

Syntax

SUBI Rd, Ra, #imm5

eg. SUBI R5, R3, #7

Operation

$$Rd \leftarrow Ra - \#imm5$$

$$N \leftarrow if (Result < 0) then 1, else 0$$

$$Z \leftarrow if (Result = 0) then 1, else 0$$

V
$$\leftarrow$$
 if (Ra>0 and #imm5>0 and Result<0) or

(Ra<0 and #imm5<0 and Result>0) then 1, else 0

$$C \leftarrow if (Result > 2^{16} - 1) or$$

(Result
$$< -2^{16}$$
) then 1, else 0

Description

The sign extended 5-bit value given in the instruction is subtracted from the 16-bit word in GPR[Ra] and the result is placed into GPR[Rd].

2.10 **SUBIB**

Subtract Immediate Byte

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	1	1	-	Rd					im	m8			

Syntax

SUBIB Rd, #imm8

eg. SUBIB R5, #93

Operation

$$Rd \leftarrow Rd - \#imm8$$

$$N \leftarrow \text{if (Result } < 0) \text{ then } 1, \text{ else } 0$$

$$Z \leftarrow if (Result = 0) then 1, else 0$$

$$V \leftarrow if \; (Rd{>}0 \; and \; \#imm8{>}0 \; and \; Result{<}0) \; or$$

$$C \leftarrow \text{if (Result} > 2^{16} - 1) \text{ or}$$

(Result
$$< -2^{16}$$
) then 1, else 0

Description

The 8-bit immediate value given in the instruction is subtracted from the 16-bit word in GPR[Rd] and the result is placed into GPR[Rd].

2.11 SUC

Subtract Word With Carry

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	0	0		Rd			Ra			Rb		X	X

Syntax

SUC Rd, Ra, Rb

eg. SUC R5, R3, R2

Operation

$$Rd \leftarrow Ra - Rb - C$$

$$N \leftarrow if (Result < 0) then 1, else 0$$

$$Z \leftarrow if (Result = 0) then 1, else 0$$

V
$$\leftarrow$$
 if (Ra>0 and (Rb-CFlag)>0 and Result<0) or

(Ra<0 and (Rb-CFlag)<0 and Result>0) then 1, else 0
$$\,$$

$$C \leftarrow if (Result > 2^{16} - 1) or$$

(Result
$$< -2^{16}$$
) then 1, else 0

Description

The 16-bit word in GPR[Rb] is subtracted from the 16-bit word in GPR[Rb] with the subtracted carry in set according to the Carry flag from previous operation, and the result is placed into GPR[Rd].

SUCI 2.12

Subtract Immediate With Carry

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	0	1		Rd			Ra			i	mm	5	

Syntax

SUCI Rd, Ra, #imm5

eg. SUCI R5, R4, #7

Operation

Rd
$$\leftarrow$$
 Ra - #imm5 - C
N \leftarrow if (Result < 0) then 1, else 0
Z \leftarrow if (Result = 0) then 1, else 0
V \leftarrow if (Ra>0 and (#imm5-CFlag)>0 and Result<0) or
(Ra<0 and (#imm5-CFlag)<0 and Result>0) then 1, else 0
C \leftarrow if (Result > $2^{16} - 1$) or
(Result < -2^{16}) then 1, else 0

Description

The 5-bit immediate value in instruction is subtracted from the 16-bit word in GPR[Ra] with the subtracted carry in set according to the Carry flag from previous operation, and the result is placed into GPR[Rd].

2.13 CMP

Compare Word

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	1	1	X	X	X		Ra			Rb		X	X

Syntax

CMP Ra, Rb

eg. CMP R3, R2

Operation

 $N \leftarrow if (Result < 0) then 1, else 0$

 $Z \leftarrow if (Result = 0) then 1, else 0$

 $V \leftarrow if \; (Ra{>}0 \; and \; Rb{>}0 \; and \; Result{<}0) \; or$

(Ra<0 and Rb<0 and Result>0) then 1, else 0

 $C \leftarrow if (Result > 2^{16} - 1) or$

(Result $< -2^{16}$) then 1, else 0

Description

The 16-bit word in GPR[Rb] is subtracted from the 16-bit word in GPR[Ra] and the status flags are updated without saving the result.

2.14 **CMPI**

Compare Immediate

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	1	1	X	X	X		Ra			i	mm	5	

Syntax

CMPI Ra, #imm5

eg. CMPI R3, #7

Operation

$$N \leftarrow \text{if (Result } < 0) \text{ then } 1, \text{ else } 0$$

$$Z \leftarrow if (Result = 0) then 1, else 0$$

$$V \leftarrow if \; (Ra{>}0 \; and \; \#imm5{>}0 \; and \; Result{<}0) \; or$$

(Ra<0 and
$$\#imm5<0$$
 and Result>0) then 1, else 0

$$C \leftarrow if \; (Result > 2^{16} - 1) \; or \;$$

(Result
$$< -2^{16}$$
) then 1, else 0

Description

The sign extended 5-bit value given in the instruction is subtracted from the 16-bit word in GPR[Ra] and the status flags are updated without saving the result.

2.15 AND

Logical AND

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	0	0		Rd			Ra			Rb		X	X

Syntax

AND Rd, Ra, Rb

eg. AND R5, R3, R2

Operation

 $Rd \leftarrow Ra \text{ AND } Rb$

 $N \leftarrow if (Result < 0) then 1, else 0$

 $Z \leftarrow if (Result = 0) then 1, else 0$

 $V \leftarrow UNPREDICTABLE$

 $C \leftarrow UNPREDICTABLE$

Description

The logical AND of the 16-bit words in GPR[Ra] and GPR[Rb] is performed and the result is placed into GPR[Rd].

2.16 OR

Logical OR

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	0	1		Rd			Ra			Rb		X	X

Syntax

OR Rd, Ra, Rb

eg. OR R5, R3, R2

Operation

 $\mathrm{Rd} \leftarrow \mathrm{Ra} \; \mathtt{OR} \; \mathrm{Rb}$

 $N \leftarrow if (Result < 0) then 1, else 0$

 $Z \leftarrow if (Result = 0) then 1, else 0$

 $V \leftarrow UNPREDICTABLE$

 $C \leftarrow UNPREDICTABLE$

Description

The logical OR of the 16-bit words in GPR[Ra] and GPR[Rb] is performed and the result is placed into GPR[Rd].

2.17 XOR

Logical XOR

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	1	1		Rd			Ra			Rb		X	X

Syntax

XOR Rd, Ra, Rb

eg. XOR R5, R3, R2

Operation

 $Rd \leftarrow Ra XOR Rb$

 $N \leftarrow if (Result < 0) then 1, else 0$

 $Z \leftarrow if (Result = 0) then 1, else 0$

 $V \leftarrow UNPREDICTABLE$

 $C \leftarrow UNPREDICTABLE$

Description

The logical XOR of the 16-bit words in GPR[Ra] and GPR[Rb] is performed and the result is placed into GPR[Rd].

2.18 NOT

Logical NOT

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	1	0		Rd			Ra		X	X	X	X	X

Syntax

NOT Rd, Ra

eg. NOT R5, R3

Operation

 $Rd \leftarrow \texttt{NOT}\ Ra$

 $N \leftarrow if (Result < 0) then 1, else 0$

 $Z \leftarrow if (Result = 0) then 1, else 0$

 $V \leftarrow UNPREDICTABLE$

 $C \leftarrow UNPREDICTABLE$

Description

The logical NOT of the 16-bit word in GPR[Ra] is performed and the result is placed into $\operatorname{GPR}[\operatorname{Rd}]$.

2.19 NAND

Logical NAND

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	1	0		Rd			Ra			Rb		X	X

Syntax

NAND Rd, Ra, Rb

eg. NAND R5, R3, R2

Operation

 $Rd \leftarrow Ra \text{ NAND } Rb$

 $N \leftarrow if (Result < 0) then 1, else 0$

 $Z \leftarrow if (Result = 0) then 1, else 0$

 $V \leftarrow UNPREDICTABLE$

 $C \leftarrow UNPREDICTABLE$

Description

The logical NAND of the 16-bit words in GPR[Ra] and GPR[Rb] is performed and the result is placed into GPR[Rd].

2.20 NOR

Logical NOR

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	1	1		Rd			Ra			Rb		X	X

Syntax

NOR Rd, Ra, Rb

eg. NOR R5, R3, R2

Operation

 $Rd \leftarrow Ra \ \texttt{NOR} \ Rb$

 $N \leftarrow if (Result < 0) then 1, else 0$

 $Z \leftarrow if (Result = 0) then 1, else 0$

 $V \leftarrow UNPREDICTABLE$

 $C \leftarrow UNPREDICTABLE$

Description

The logical NOR of the 16-bit words in GPR[Ra] and GPR[Rb] is performed and the result is placed into GPR[Rd].

2.21 LSL

Logical Shift Left

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1		Rd			Ra		0		im	m4	

Syntax

LSL Rd, Ra, #imm4

eg. LSL R5, R3, #7

Operation

 $Rd \leftarrow Ra << \#imm4$

 $N \leftarrow if (Result < 0) then 1, else 0$

 $Z \leftarrow if (Result = 0) then 1, else 0$

 $V \leftarrow UNPREDICTABLE$

 $C \leftarrow UNPREDICTABLE$

Description

The 16-bit word in GPR[Ra] is shifted left by the 4-bit amount specified in the instruction, shifting in zeros, and the result is placed into GPR[Rd].

LSR 2.22

Logical Shift Right

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	1		Rd			Ra		0		im	m4	

Syntax

LSR Rd, Ra, #imm4

eg. LSR R5, R3, #7

Operation

 $Rd \leftarrow Ra >> \#imm4$

 $N \leftarrow if (Result < 0) then 1, else 0$

 $Z \leftarrow if (Result = 0) then 1, else 0$

 $V \leftarrow UNPREDICTABLE$

 $C \leftarrow UNPREDICTABLE$

Description

The 16-bit word in GPR[Ra] is shifted right by the 4-bit amount specified in the instruction, shifting in zeros, and the result is placed into GPR[Rd].

2.23 ASR

Arithmetic Shift Right

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	0		Rd			Ra		0		im	m4	

Syntax

ASR Rd, Ra, #imm4

eg. ASR R5, R3, #7

Operation

 $Rd \leftarrow Ra >>> \#imm4$

 $N \leftarrow if (Result < 0) then 1, else 0$

 $Z \leftarrow if (Result = 0) then 1, else 0$

 $V \leftarrow UNPREDICTABLE$

 $C \leftarrow UNPREDICTABLE$

Description

The 16-bit word in GPR[Ra] is shifted right by the 4-bit amount specified in the instruction, shifting in the sign bit of Ra, and the result is placed into GPR[Rd].

2.24 LDW Load Word

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0		Rd			Ra			i	mm	5	

Syntax

LDW Rd, [Ra, #imm5]

eg. LDW R5, [R3, #7]

Operation

 $Rd \leftarrow Mem[Ra + \#imm5]$

 $N \leftarrow N$

 $\mathbf{Z} \leftarrow \mathbf{Z}$

 $V \leftarrow V$

 $\mathbf{C} \leftarrow \mathbf{C}$

Description

Data is loaded from memory at the resultant address from addition of GPR[Ra] and the 5-bit immediate value specified in the instruction, and the result is placed into GPR[Rd].

Addressing Mode: Base Plus Offset.

2.25 STW Store Word

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0		Rd			Ra			i	mm	5	

Syntax

STW Rd, [Ra, #imm5]

eg. STW R5, [R3, #7]

Operation

 $\text{Mem}[\text{Ra} + \#\text{imm5}] \leftarrow \text{Rd}$

$$N \leftarrow N$$

$$\mathbf{Z} \leftarrow \mathbf{Z}$$

$$V \leftarrow V$$

$$C \leftarrow C$$

${\bf Description}$

Data in GPR[Rd] is stored to memory at the resultant address from addition of GPR[Ra] and the 5-bit immediate value specified in the instruction.

Addressing Mode: Base Plus Offset.

2.26 LUI

Load Upper Immediate

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	0	0		Rd					im	m8			

Syntax

LUI Rd #imm8

eg. LUI R5, #93

Operation

$$Rd \leftarrow \{\#imm8, 0\}$$

$$N \leftarrow N$$

$$\mathbf{Z} \leftarrow \mathbf{Z}$$

$$V \leftarrow V$$

$$\mathbf{C} \leftarrow \mathbf{C}$$

Description

The 8-bit immediate value provided in the instruction is loaded into the top half in GPR[Rd], setting the bottom half to zero.

2.27 LLI

Load Lower Immediate

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	0	1		Rd					im	m8			

Syntax

LLI Rd #imm8

eg. LLI R5, #93

Operation

$$Rd \leftarrow \{Rd[15:8], \#imm8\}$$

$$\mathbf{N} \leftarrow \mathbf{N}$$

$$\mathbf{Z} \leftarrow \mathbf{Z}$$

$$V \leftarrow V$$

$$\mathbf{C} \leftarrow \mathbf{C}$$

Description

The 8-bit immediate value provided in the instruction is loaded into the bottom half in GPR[Rd], leaving the top half unchanged.

Addressing Mode: Register-Immediate.

2.28 BR

Branch Always

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	0	0				im	m8			

Syntax

BR LABEL

eg. BR .loop

Operation

$$PC \leftarrow PC + \#imm8$$

$$N \leftarrow N$$

$$Z \leftarrow Z$$

$$V \leftarrow V$$

$$\mathbf{C} \leftarrow \mathbf{C}$$

Description

Unconditionally branch to the resultant address from addition of PC and the 8-bit immediate value specified in the instruction. LABEL can be both a symbolic name or a numeric value, and is capable of jumping forwards or backwards.

2.29 BNE

Branch If Not Equal

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	1	1	0				im	m8			

Syntax

BNE LABEL

eg. BNE .loop

Operation

if (z=0)
$$PC \leftarrow PC + \#imm8$$

$$N \leftarrow N$$

$$\mathbf{Z} \leftarrow \mathbf{Z}$$

$$V \leftarrow V$$

$$C \leftarrow C$$

Description

Conditionally branch to the resultant address from addition of PC and the 8-bit immediate value specified in the instruction if zero status flag (Z) equals zero. LABEL can be both a symbolic name or a numeric value, and is capable of jumping forwards or backwards.

2.30 BE

Branch If Equal

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	1	1	1				im	m8			

Syntax

BE LABEL

eg. BE .loop

Operation

if
$$(z=1)$$
 PC \leftarrow PC + $\#imm8$

$$N \leftarrow N$$

$$Z \leftarrow Z$$

$$V \leftarrow V$$

$$\mathbf{C} \leftarrow \mathbf{C}$$

Description

Conditionally branch to the resultant address from addition of PC and the 8-bit immediate value specified in the instruction if zero status flag (Z) equals one. LABEL can be both a symbolic name or a numeric value, and is capable of jumping forwards or backwards.

2.31 BLT

Branch If Less Than

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	1	0	0				im	m8			

Syntax

BLT LABEL

eg. BLT .loop

Operation

if (n&!v OR !n&v) PC \leftarrow PC + #imm8

$$N \leftarrow N$$

$$Z \leftarrow Z$$

$$V \leftarrow V$$

$$C \leftarrow C$$

Description

Conditionally branch to the resultant address from addition of PC and the 8-bit immediate value specified in the instruction if negative status flag and overflow status flag are not equivalent. LABEL can be both a symbolic name or a numeric value, and is capable of jumping forwards or backwards.

BGE 2.32

Branch If Greater Than Or Equal

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	1	0	1				im	m8			

Syntax

BGE LABEL

eg. BGE .loop

Operation

if $(n\&v OR !n\&!v) PC \leftarrow PC + \#imm8$

$$N \leftarrow N$$

$$Z \leftarrow Z$$

$$V \leftarrow V$$

$$\mathbf{C} \leftarrow \mathbf{C}$$

Description

Conditionally branch to the resultant address from addition of PC and the 8-bit immediate value specified in the instruction if negative status flag and overflow status flag are equivalent. LABEL can be both a symbolic name or a numeric value, and is capable of jumping forwards or backwards.

2.33 BWL

Branch With Link

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	1	1				im	m8			

Syntax

BWL LABEL

eg. BWL .loop

Operation

$$LR \leftarrow PC + 1$$
; $PC \leftarrow PC + \#imm8$

$$N \leftarrow N$$

$$Z \leftarrow Z$$

$$V \leftarrow V$$

$$C \leftarrow C$$

Description

Save the current program counter (PC) value plus one to the link register. Then unconditionally branch to the resultant address from addition of PC and the 8-bit immediate value specified in the instruction. LABEL can be both a symbolic name or a numeric value, and is capable of jumping forwards or backwards.

2.34 RET Return

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	1	0				im	m8			

Syntax

RET

eg. RET

Operation

$$\mathrm{PC} \leftarrow \mathrm{LR}$$

$$\mathbf{N} \leftarrow \mathbf{N}$$

$$\mathbf{Z} \leftarrow \mathbf{Z}$$

$$V \leftarrow V$$

$$\mathbf{C} \leftarrow \mathbf{C}$$

Description

Unconditionally branch to the address stored in the link register (LR).

Addressing Mode: Register-Indirect.

2.35 JMP Jump

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	0	1				im	m8			

Syntax

JMP Ra, #imm5

eg. JMP R3, #7

Operation

$$PC \leftarrow Ra + \#imm5$$

$$N \leftarrow N$$

$$\mathbf{Z} \leftarrow \mathbf{Z}$$

$$\mathbf{V} \leftarrow \mathbf{V}$$

$$\mathbf{C} \leftarrow \mathbf{C}$$

Description

Unconditionally jump to the resultant address from the addition of GPR[Ra] and the 5-bit immediate value specified in the instruction.

Addressing Mode: Base Plus Offset.

PUSH 2.36

Push From Stack

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	L	X	X		Ra		0	0	0	0	1

Syntax

PUSH Ra PUSH LR

eg. PUSH R3 eg. PUSH LR

Operation

$$\mathrm{Mem}[\mathrm{R7}] \leftarrow \mathrm{reg}; \, \mathrm{R7} \leftarrow \mathrm{R7} - 1$$

$$\mathbf{N} \leftarrow \mathbf{N}$$

$$\mathbf{Z} \leftarrow \mathbf{Z}$$

$$V \leftarrow V$$

$$\mathbf{C} \leftarrow \mathbf{C}$$

Description

'reg' corresponds to either a GPR or the link register, the contents of which are stored to the stack using the address stored in the stack pointer (R7). Then Decrement the stack pointer by one.

Addressing Modes: Register-Indirect, Postdecrement.

2.37 POP

Pop From Stack

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	1	L	X	X		Ra		0	0	0	0	1

Syntax

POP Ra POP LR eg. POP R3 eg. POP LR

Operation

$$R7 \leftarrow R7 + 1; \text{Mem}[R7] \leftarrow \text{reg};$$

$$\mathbf{N} \leftarrow \mathbf{N}$$

$$\mathbf{Z} \leftarrow \mathbf{Z}$$

$$V \leftarrow V$$

$$C \leftarrow C$$

${\bf Description}$

Increment the stack pointer by one. Then 'reg' corresponds to either a GPR or the link register, the contents of which are retrieved from the stack using the address stored in the stack pointer (R7).

Addressing Modes: Register-Indirect, Preincrement.

2.38 **RETI**

Return From Interrupt

Format

				11											
1	1	0	0	1	0	0	0	1	1	1	X	X	X	X	X

Syntax

RETI

eg. RETI

Operation

$$PC \leftarrow \text{Mem[R7]}$$

$$N \leftarrow N$$

$$\mathbf{Z} \leftarrow \mathbf{Z}$$

$$V \leftarrow V$$

$$\mathbf{C} \leftarrow \mathbf{C}$$

Description

Restore program counter to its value before interrupt occured, which is stored on the stack, pointed to be the stack pointer (R7). This must be the last instruction in an interrupt service routine.

Addressing Mode: Register-Indirect.

2.39 ENAI

Enable Interrupts

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	1	0	0	1	1	1	1	X	X	X	X	X

Syntax

ENAI

eg. ENAI

Operation

Set Interrupt Enable Flag

$$\mathbf{N} \leftarrow \mathbf{N}$$

$$\mathbf{Z} \leftarrow \mathbf{Z}$$

$$\mathbf{V} \leftarrow \mathbf{V}$$

$$\mathbf{C} \leftarrow \mathbf{C}$$

Description

Turn on interrupts by setting interrupt enable flag to true (1).

2.40 DISI

Disable Interrupts

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	1	0	1	0	1	1	1	X	Χ	Χ	X	X

Syntax

DISI

eg. DISI

Operation

Reset Interrupt Enable Flag

$$N \leftarrow N$$

$$\mathbf{Z} \leftarrow \mathbf{Z}$$

$$V \leftarrow V$$

$$\mathbf{C} \leftarrow \mathbf{C}$$

Description

Turn off interrupts by setting interrupt enable flag to false (0).

2.41 STF

Store Status Flags

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	1	0	1	1	1	1	1	X	X	X	X	X

Syntax

STF

eg. STF

Operation

$$Mem[R7] \leftarrow \{12\text{-bit } 0,\,Z,\,C,\,V,\,N\};\,R7 \leftarrow R7 - 1;$$

$$N \leftarrow N$$

$$\mathbf{Z} \leftarrow \mathbf{Z}$$

$$V \leftarrow V$$

$$C \leftarrow C$$

Description

Store contents of status flags to stack using address held in stack pointer (R7). Then decrement the stack pointer (R7) by one.

 ${\bf Addressing\ Modes:\ Register\text{-}Indirect,\ Post decrement.}$

2.42 LDF

Load Status Flags

Format

			12												
1	1	0	0	1	1	0	0	1	1	1	X	X	X	X	X

Syntax

LDF

eg. LDF

Operation

$$R7 \leftarrow R7 + 1$$

 $N \leftarrow \text{Mem}[R7][0]$

 $Z \leftarrow \text{Mem}[R7][3]$

 $V \leftarrow \text{Mem}[R7][1]$

 $C \leftarrow \text{Mem}[R7][2]$

Description

Increment the stack pointer (R7) by one. Then load content of status flags with lower 4 bits of value retrieved from stack using address held in stack pointer (R7).

Addressing Modes: Register-Indirect, Preincrement.

3 Programming Tips

Lorem Ipsum...

Programmg Tips section needs starting and completing

Outline of what to include (in no particular order):

- 1. Stack pointer usage
- 2. ISR usage disabled automatically, first instruction should be STF. Final two LDF and RETI.
- 3. Sub routine calls and stack frames
- 4. General branching (use of CMP)
- 5. Any other tips

4 Assembler

The current instruction set architecture includes an assembler for converting assembly language into hexadecimal. This chapter outlines the required formatting and available features of this assembler.

4.1 Instruction Formatting

Each instruction must be formatted using the following syntax. Here " $[\dots]$ " indicates an optional field:

```
[.LABELNAME] MNEMONIC, OPERANDS, ..., : [COMMENTS]
```

For example:

```
.loop ADDI, R5, R3, #5 : Add 5 to R3
```

Comments may be added by preceding them with either: or;

Accepted general purpose register values are: R0, R1, R2, R3, R4, R5, R6, R7, SP. These can be upper or lower case and SP is equivalently evaluated to R7.

Branch instructions take a symbolic reference to the destination. Each type of branch supports moving up to 127 lines forward, or 128 lines backwards. But if a branch is over this limitation, the assembler will automatically create additional instructions to enable greater distances. Each additional branch added will cause two more lines of code to be added to the outputted file.

All label names must begin with a '.' while .ISR/.isr and .define are special cases used for the interrupt service routine and variable definitions respectively.

Instruction-less or comments only lines are allowed within the assembly file.

Special Case Label

The .ISR/.isr label is reserved for the interrupt service routine and may be located anywhere within the file but must finish with a 'RETI' instruction. Branches may occur within the ISR, but are not allowed into this service routine with the exception of a return from a separate subroutine.

4.2 Assembler Directives

Symbolic label names are supported for branch-type instructions. Following the previous syntax definition for '.LABELNAME', they can be used instead of numeric branching provided they branch no further than the maximum distance allowed for the instruction used. Definitions are supported by the assembler. They are used to assign meaningful names to the GPRs to aid with programming. Definitions can occur at any point within the file and create a mapping from that point onwards. Different names can be assigned to the same register, but only one is valid at a time.

The accepted syntax for definitions is:

.define NAME REGISTER

4.3 Running The Assembler

The assembler is a python executable and is run by typing "./assemble.py". Alternatively, the assembler can be placed in a folder on the users path and executed by running "assemble.py". It supports Python versions 2.4.3 to 2.7.3. A help prompt is given by the script if the usage is not correct, or given a -h or --help argument.

By default, the script will output the assembled hex to a file with the same name, but with a '.hex' extension in the same directory. The user can specify a different file to use by using a -o filename.hex or --output=filename.hex argument to the script. The output file can also be a relative or absolute path to a different directory.

The full usage for the script is seen in listing 1. This includes the basic rules for writing the assembly language and a version log.

Listing 1: Assembler help prompt

Usage: assemble.py [-o outfile] input

```
-Team R4 Assembler Help---
       -Version: 1 (CMPI addition onwards)
                  2 (Changed to final ISA, added special case I's
     and error checking
                 3 (Ajr changes - Hex output added, bug fix)
                  4 (Added SP symbol)
                 5 (NOP support added, help added)
                 6 (Interrupt support added [ENAI, DISI, RETI])
                  7 (Checks for duplicate Labels)
11
                 8 (Support for any ISR location & automated
12
     startup code entry)
                 9 (Support for .define)
13
                 10 (Changed usage)
14
      11 (ISR setup shortened, Numeric branching support removed)
      12 (Branches automatically extended if out of 8-bit range)
        Current is most recent iteration
17
18 Input Syntax: ./assemble filename
  Commenting uses : or ;
  Labels start with '.': SPECIAL .ISR/.isr-> Interrupt Service
     Routine)
                          SPECIAL . define -> define new name for
     General Purpose Register, .define NAME R0-R7/SP
22 Instruction Syntax: .[LABELNAME] MNEUMONIC, OPERANDS, ..., :[
     COMMENTS]
  Registers: R0, R1, R2, R3, R4, R5, R6, R7=SP
  Branching: Only Symbolic Supported
25
  Notes:
26
         Input files are assumed to end with a .asm extension
27
         Immediate value sizes are checked
         Instruction-less lines allowed
29
         .ISR may be located anywhere in file
30
         define may be located anywhere, definition valid from
31
     location in file onwards, may replace existing definitions
32
33
  Options:
34
                           show program's version number and exit
     -version
35
    -h, --help
                           show this help message and exit
36
    -o FILE, --output=FILE
                           output file for the assembled output
```

4.4 Error Messages

Code	Description
ERROR1	Instruction mneumonic is not recognized
ERROR2	Register code within instruction is not recognized
ERROR3	Branch condition code is not recognised
ERROR4	Attempting to branch to undefined location
ERROR5	Instruction mneumonic is not recognized
ERROR6	Attempting to shift by more than 16 or perform a negative shift
ERROR7	Magnitude of immediate value for ADDI, ADCI, SUBI, SUCI, LDW or STW is too large
ERROR8	Magnitude of immediate value for CMPI or JMP is too large
ERROR9	Magnitude of immediate value for ADDIB, SUBIB, LUI or LLI is too large
ERROR10	Attempting to jump more than 127 forward or 128 backwards
ERROR11	Duplicate symbolic link names
ERROR12	Illegal branch to ISR
ERROR13	Multiple ISRs in file
ERROR14	Invalid formatting for .define directive

5 Programs

Every example program in this section uses R7 as a stack pointer which is initialised to the by the program to 0x07D0. The simulation environment contains an area of an area of memory with 2048 locations and memory mapped deices. There are 16 switches at location 0x0800, 16 LEDs at location 0x0801 and a serial io device which can be read from location 0xA000 and has a control register at location 0xA001.

5.1 Multiply

The code for the multiply program is held in Appendix A.1 listing 8. A sixteen bit number is read from input switches, split in to lower and upper bytes which are then multiplied. The resulting sixteen bit word is written to the LEDs before reaching a terminating loop. Equation (1) formally describes the algorithm disregarding limitations.

$$A = M \times Q = \sum_{i=0}^{\infty} 2^{i} M_{i} Q \text{ where } M_{i} \in \{0, 1\}$$
 (1)

The subroutine operation is described in listing 2, using C. If the result is greater than or equal to 2^{16} the subroutine will fail and return zero. The lowest bit of the multiplier controls the accumulator and the overflow check. The multiplier is shifted right and the quotient is shifted left at every iteration. An unconditional branch is used to keep the algorithm in a while loop. The state of the multiplier is compared at every iteration against zero when the algorithm is finished. As size of the multiplier controls the number of iterations a comparison is made on entry to use the smallest operand.

Listing 2: Multiply Subroutine

```
A = A + Q;
11
                 if(A > 0xFFFF)
                                        // Using carry flag
12
                     return 0;
                                        // Overflow - fail
13
14
           M = M >> 1;
16
            if (0 = M) {
17
                 return A;
                                        // Finished - pass
18
19
            if (Q & 0x8000) {
20
                                        // Q >= 2^16 - fail
                return 0;
21
22
            Q = Q << 1;
23
24
25
```

5.2 Factorial

The code for the factorial program is held in Appendix A.2 listing 9. It is possible to calculate the factorial of any integer value between 0 and 8 inclusive. The subroutine is called which in turn calls the multiply subroutine discussed in section 5.1. The factorial subroutine does no parameter checking but the multiply code does so if overflow does occur zero is propagated and returned; zero is not a possible factorial. The result is calculated recursively as described using C in listing 3. Large values can cause stack overflow the main body of code makes sure inputs, read from the switches, are sufficiently small.

Listing 3: Recursive Factorial Subroutine

5.3 Random

The code for the random program is held in Appendix A.3 listing 10. A random series of numbers is achieved by simulating the 16 bit linear feedback

shift register in Figure 2. This produces a new number every 16 sixteen clock cycles so in this case a simulation subroutine is called 16 times. A seed taken from switches and passed to the first subroutine call via the stack is altered and passed to the next subroutine call. No more stack operations are performed. A load from the stack pointer is used write a new random number to LEDs. All contained within an unconditional branch but a loop counter is used control write and reset.




Figure 2: 16 Bit Linear Feedback Shift Register.

A two input XOR gate is simulated using the XOR operation along with shifting to compare bits in different locations. Bits 2 and 4 are used as inputs so a logical shift left by two is used to align them at the bit 4 position. Masking the output value is used feedback to the top bit. This is described using C in listing 4.

Listing 4: Linear Feedback Shift Register Subroutine

5.4 Interrupt

The code for the interrupt program is held in Appendix A.4 listing 11. This is the most complex example and makes use of both the multiply and factorial subroutines in sections 5.1 and 5.2 respectively. The interrupt services the serial device by writing data to a 4 byte circular buffer. A main program check to see if data is in the buffer then and if so calculates the factorial writing the result to the LEDs. The buffer is purposefully small to test overflow.

Listing 5: Serial Device Interrupt Service Request

```
1 #define TOP
                    0x0206
2 #define BOTTOM
                    0x0202
3 #define WRITE
                    0 \times 0201
4 #define READ
                    0x0200
5 #define SERIAL
                    0xA000
  isr(){
       uint16_t data, readPtri, writePtr;
       asm("DISI");
                                      // critical op
       data = read(SERIAL);
10
       asm ("ENAI");
                                       // nested ints
11
       readPtr = read(READ);
       writePtr = read(WRITE);
13
       if(((readPtr-1) = writePtr))
14
            (readPtr == BOTTOM)
           (writePtr = (TOP-1))
                                           ) {
16
17
           asm("RETI");
                                       // full, don't write
18
       if (readPtr == BOTTOM)
19
       write (readPtr, data);
                                      // write to buffer
20
       writePtr++;
21
       if(writePtr = TOP){
22
            writePtr = BOTTOM;
23
       else{
24
           writePtr++;
25
26
       write(WRITE, writePtr);
27
       asm ("RETI")
28
  }
29
30
  void main(){
31
       uint16_t readPtr, writePtri, data;
32
       do{
33
           readPtr = read(READ);
           writePtr = read(WRITE);
35
       } while (readPtr == writePtr)
36
       data = read(readPtr)
37
```

```
fact();
```

6 Simulation

6.1 Running the simulations

A register window could also be done for this section too

A python script, sim.py, was written to automatically invoke the assembler and simulator. The passed program is only assembled if the file exists with an extension of .asm. This allows for raw hex to be passed to the simulator where necessary. If a .hex file is passed, and a .asm file exists of the same name, the assembler will be invoked. The sim.py script is designed to be put on the user's path, allowing for the invocation of the assembler and simulator from anywhere.

The usage for the script is:

```
sim.py [-t type] [-m module.sv / -p program.asm ] [ -s
switchvalue ] [ -gdS ] [+define+extra_definitions]
```

All simulation types are supported. As well as full system simulations, the sim.py script also allows for other testbenches to be run. All stimulus files are maintained in a directory and the testbenches can be run on verilog or magic modules. Where a Magic design is to be simulated, the script automatically extracts the netlist. This is done to prevent the Magic design and netlist being inconsistent.

The sim.py script provides a help prompt when run with -h or --help arguments. The help prompt is also displayed when incorrect arguments are supplied. The full help prompt is show in listing ??.

By default, the graphical user interface is not invoked. This can be done with the -g or --gui tags. A debug option, -d, exists when the user wants to get the majority of the simulation command, but modify it slightly.

The program and module options should never be defined at the same time. One of them, however, should be. The program option is assembled, if necessary, and defined in the simulation command. The module option checks for the testbench file (identified by ¡module¿_stim.sv) within the verification folder. The testbench is then used as the top level module.

The type of simulation can be any of the folders in the verilog directory, for example behavioural, mixed or extracted. A special type, magic can be used. When this is done so, the magic folder, /design/fcde/magic/design, is checked for the module given. Type magic and a program is equivalent to

an extracted type simulation and is treated as such. The type is also given as a definition to the simulator, allowing reuse of test benches.

The value of the switches can be easily defined by using the -s tag. The value given after this option is then passed to the simulator as a definition. If other definitions are required (for example, the serial data file), they can be defined, in full, in the trailing arguments. All trailing arguments are appended to the simulation command, allowing for the user to customise the invocation beyond the scope of the script.

A scan path simulation can also be run. This is done by running ./sim.py -S and allows the same use described above for invoking the GUI. If the -S option is defined, any program or module also given is ignored. The scan path test pulses a signal on the SDI line, and verifies a pulse is seen on the output. The clock cycles, and therefore the number of registers, are counted and reported upon success of the simulation.

Listing 6: Help prompt for the sim.py script.

```
Usage: sim.py [-t type] [-m module.sv / -p program.asm ]
     switchvalue ] [-gdS] [+define+extra_definitions]
  trailing arguments are given to the simulator directly
  Options:
    --version
                           show program's version number and exit
    -h, --help
                           show this help message and exit
    -m MODULE, --module=MODULE
                           module to simulate - should not be
      defined if program
                           is
    -t TYPE, --type=TYPE
                           Type of simulation to run, e.g.
11
     behavioural (default),
                           mixed, extracted, magic
    -р PROGRAM, —prog=PROGRAM
13
                           program to run should not be defined if
14
     module is. Hex
                           or ASM can be passed. ASM files will be
     assembled
                           before running the simulator.
16
                           Run the simulation with a GUI
17
    -s SWITCHES, --switches=SWITCHES
18
                           Value of switches to pass to the
19
     simulation
                           Make, but don't execute, the command
20
    -S, --scanpath
                           Run the scan path simulation
```

6.2 Serial Data

The serial data file used is located in the programs directory. This is a hex file with white space separated values of the form "time data". The data is then sent at the time to the processor by the serial module. An example serial data hex file is shown in listing 7.

Listing 7: Example serial data file

```
Hex file to specify serial data input
248
       7
48F
       6
       5
6D6
91D
       4
       7
B64
DAB
36B1
         3
6D61
         2
```

6.3 Run Time

The number of clock cycles for each program to fully run is shown in table 1. Factorial run time is given for an input of 8 and is the worst case. Interrupt is dependant on the serial data input and the time is given for the serial data file mentioned above.

6.4 Simulation

A dissembler is also implemented in System Verilog to aid debugging. It is an ASCII formatted array implemented at the top level of the simulation. It is capable of reading the instruction register with in the design, and reconstructing the assembly language of the instruction and is supported in behavioural, mixed and extracted simulations. It will show the opcode, register addresses and immediate values. It is automatically included by the TCL script. The TCL script also opens a waveform window and adds important signals.

Table 1: Clock cycles required for each program to run

Make these more accurate when AJR has finished playing around

Program	Clock Cycles
Multiply	900
Factorial	6000
Random	
Interrupt	30000

Put a screen shot of the waveform window?

\mathbf{A} Code Listings

All code listed in this section is passed to the assembler as is and has been verfied using the final design of the processor.

$\mathbf{A.1}$ Multiply

Listing 8: multiply.asm

```
ADDIB R0,#0
            ADDIB R0,#0
            ADDIB R0, \#0
            ADDIB R0,#0
            ADDIB R0, \#0
            ADDIB R0, \#0
            ADDIB R0, \#0
11
            ADDIB R0,#0
12
            ADDIB R0,#0
13
            ADDIB R0,#0
14
            ADDIB R0,#0
15
            ADDIB R0,#0
            ADDIB R0,\#0
17
            ADDIB R0,\#0
18
            LUI
                     SP, #7
                                    ; Init SP
19
                     SP, #208
            LLI
                     R3, #8
            LUI
                                    ; SWs addr
21
            LLI
                     R3, #0
22
           LDW
                     R0, [R3, \#0]
                                   ; READ SWs
23
            LUI
                     R1, #0
24
            LLI
                     R1, #255
                                     0x00FF in R1
25
                     R1, R0, R1
           AND
                                     Lower byte SWs in R1
26
                     R0, R0, \#8
                                      Upper byte SWs in R0
           LSR
27
           PUSH
                     R0
                                     Op1
28
           PUSH
                                     Op2
                     R1
29
           SUB
                     R2, R2, R2
                                     Zero required
30
           PUSH
                     R2
                                      Place holder is zero
           BWL
                     . multi
                                      Run Subroutine
32
           POP
                                      Result
                     R1
33
            ADDIB
                     SP, \#2
                                     Duummy pop
34
                                     Address of LEDS
            ADDIB
                     R3, #1
```

36		STW	R1, [R3,#0]		Result on LEDS
37	. end	BR	end	,	Finish loop
38	. multi	PUSH	R0	,	1111311 100p
	. 111 (1101	PUSH	R1		
39		PUSH	R2		
40		PUSH	R3		
41					
42		PUSH PUSH	R4 R5		
43		PUSH	R6		
44		LDW	R0, [SP,#8]		R0 - Multiplier
45 46		LDW	R1, [SP,#9]		R1 - Quotient
47		CMP	R0,R1	,	tti Quotient
48		BLT	. nSw		Branch if $M < Q$
49		ADDI	R2,R1,#0	,	Make M the smallest
50		ADDI	R1, R0,#0	,	waxe w one smarrest
51		ADDI	R0, R2,#0		
52	. nSw	SUB	R2,R2,R2		R2 - Accumulator
53	. 110 W	ADDI	R3,R2,#1		R3 - 0x0001
54		LUI	R4,#128	,	$R4 - 0 \times 8000$
55		LLI	R4,#0	,	Tel Oxfordo
56	. mloop	AND	R6,R0,R3		R6 - Cmp var
57	. штоор	CMPI	R6,#1	,	To Chip var
58		BNE	. nAcc		
59		SUB	R3, R3, R3		
60		ADD	R2, R2, R1	:	A = A + Q
61		ADCI	R3,R3,#1	7	
62		CMPI	R3,#2		
63		BE	. fail	:	OV
64	. nAcc	LSR	R0, R0, #1		M = M >> 1
65		CMPI	R0,#0	,	
66		BE	. done		
67		AND	R5, R4, R1		
68		CMPI	R5,#0		
69		BNE	. fail		
70		LSL	R1,R1,#1	;	Q = Q << 1
71		BR	. mloop		
72	. done	STW	R2, [SP, #7]	;	Res on stack frame
73		POP	R6		
74		POP	R5		
75		POP	R4		
76		POP	R3		
77		POP	R2		
78		POP	R1		
79		POP	R0		
80		RET			

A.2 Factorial

Listing 9: factorial.asm

```
ADDIB R0,#0
            ADDIB R0,\#0
            ADDIB R0,#0
            ADDIB R0,#0
            ADDIB R0, \#0
            ADDIB R0,#0
            ADDIB R0, \#0
11
            ADDIB R0, \#0
12
            ADDIB R0, \#0
13
            ADDIB R0,\#0
14
            ADDIB R0,#0
15
            ADDIB R0,#0
16
            ADDIB R0,#0
17
            ADDIB R0,#0
18
                     R7, #7
            LUI
19
                     R7, #208
            LLI
            LUI
                     R0, #8
                                    ; Address in R0
21
            LLI
                     R0, #0
22
           LDW
                     R1, [R0, \#0]
                                    ; Read switches into R1
23
           PUSH
                     R1
                                    ; Pass para
24
           BWL
                     . fact
                                      Run Subroutine
25
           POP
                     R3
                                      Para overwritten with result
26
           ADDIB
                     R0,#1
27
           STW
                     R3, [R0, \#0]
                                    ; Result on LEDS
28
  . end
           BR
                     . end
                                       finish loop
29
  . fact
                     R0
           PUSH
30
                     R1
           PUSH
31
           PUSH
                     LR
32
           LDW
                     R1, [SP, #3]
                                    ; Get para
33
            ADDIB
                     R1, \#0
34
                     .retOne
                                         ; 0! = 1
            BE
35
            SUBI
                     R0, R1, #1
36
           PUSH
                     R0
                                    ; Pass para
```

```
BWL
                       . fact
                                        The output remains on the stack
38
            PUSH
                      R1
                                        Pass para
39
            SUBIB
                      SP,\#1
                                        Placeholder
40
            BWL
                       . multi
41
            POP
                      R1
                                        Get res
42
            ADDIB
                      SP, #2
                                      ; pop x 2
43
            STW
                      R1, [SP, #3]
44
            POP
                      LR
45
            POP
                      R1
46
            POP
                      R0
47
            RET
48
   .retOne ADDIB
                      R1, #1
                                      ; Avoid jump checking
49
            STW
                      R1, [SP, #3]
50
            POP
                      LR
51
            POP
                      R1
52
            POP
                      R0
53
            RET
54
   . multi
            PUSH
                      R0
55
            PUSH
56
                      R1
            PUSH
                      R2
57
            PUSH
                      R3
58
            PUSH
                      R4
59
            PUSH
                      R5
60
            PUSH
                      R6
61
            LDW
                      R0, [SP, #8]
                                     ; R0 - Multiplier
62
            LDW
                      R1, [SP, #9]
                                      ; R1 - Quotient
63
            CMP
                      R0,R1
64
            BLT
                       .\,\mathrm{nSw}
                                      ; Branch if M < Q
65
                                      ; Make M the smallest
            ADDI
                      R2, R1, \#0
66
                      R1, R0, \#0
            ADDI
67
            ADDI
                      R0, R2, \#0
68
                      R2, R2, R2
   . \, nSw
            SUB
                                      ; R2 - Accumulator
69
            ADDI
                      R3, R2, #1
                                      ; R3 - 0x0001
70
                                      ; R4 - 0x8000
            LUI
                      R4, #128
71
            LLI
                      R4, \#0
72
            AND
                      R6, R0, R3
                                      ; R6 - Cmp var
73
   . mloop
            CMPI
                      R6,#1
74
            BNE
                       .\,\mathrm{nAcc}
75
            SUB
                      R3, R3, R3
76
                                      ; A = A + Q
            ADD
                      R2, R2, R1
77
            ADCI
                      R3, R3, #1
78
79
            CMPI
                      R3, #2
                                      ; OV
            BE
                       . fail
80
                      R0, R0, #1
                                      M = M >> 1
   . nAcc
            LSR
81
            CMPI
                      R0, \#0
82
```

```
BE
                      . done
83
            AND
                      R5, R4, R1
            CMPI
                      R5,#0
85
            BNE
                      . fail
86
                                     ; Q = Q << 1
            LSL
                      R1, R1, #1
87
            BR
                      . mloop
88
  .\ done
            STW
                      R2, [SP, #7]
                                    ; Res on stack frame
89
            POP
                      R6
90
            POP
                      R5
91
            POP
                      R4
92
            POP
                      R3
93
            POP
                      R2
94
            POP
                      R1
95
                      R0
            POP
96
            RET
97
  . fail
            SUB
                      R2, R2, R2
                                     ; OV - ret 0
98
            BR
                      . done
```

A.3 Random

Listing 10: random.asm

```
ADDIB
                     R0,#0
            R0, #0
  ADDIB
  ADDIB
            R0,#0
  ADDIB
            R0, #0
            R0,#0
5 ADDIB
            R0,#0
6 ADDIB
  ADDIB
            R0,\#0
  ADDIB
            R0, #0
9 ADDIB
            R0,#0
10 ADDIB
            R0,#0
11 ADDIB
            R0,#0
12 ADDIB
            R0,\#0
13 ADDIB
            R0,#0
14 ADDIB
            R0,#0
            R0,#0
15 ADDIB
16 ADDIB
            R0,#0
17 ADDIB
            R0, #0
18 ADDIB
            ^{\rm R0,\#0}
  ADDIB
            R0, #0
19
            LUI
                     SP, #7
                                    ; Init SP
20
                     SP, #208
            LLI
21
            LUI
                     R0,#8
                                    ; SW Address in R0
```

```
LLI
                      R0,#0
23
            LDW
                      R1, [R0, \#0]
                                    ; Read switches into R1
24
            ADDIB
                      R0, #1
                                     ; Address of LEDS in R0
25
            PUSH
26
                      R1
            SUB
                      R4, R4, R4
                                     ; Reset Loop counter
  .reset
27
   .loop
            BWL
                      . rand
28
            CMPI
                      R4, #15
29
            BE
                      .write
30
            ADDIB
                                     ; INC loop counter
                      R4,#1
31
            BR
                      .loop
32
   .write
            LDW
                      R1, [SP, \#0]
                                    ; No pop as re-run
33
            STW
                      R1, [R0, \#0]
                                     ; Result on LEDS
34
                      .\,\mathrm{reset}
            BR
35
   . rand
            PUSH
                      R0
                                     ; LFSR Sim
36
                      R1
            PUSH
                                     ; Protect regs
37
            PUSH
                      R2
38
            LDW
                      R0, [SP, #3]
                                       Last reg value
                                       Shift Bit 4 < -2
            LSL
                      R1, R0, #2
40
                      R1, R0, R1
            XOR
                                       xor Gate
41
            LSR
                      R0, R0, #1
                                     ; Shifted reg
42
            LUI
                      R2,#0
43
            LLI
                      R2, #8
44
            AND
                      R1, R2, R1
                                     ; Mask off Bit 4
45
                      R1,\#0
            CMPI
46
            BNE
                      . done
47
            LUI
                      R1, #128
48
            LLI
                      R1, \#0
49
            OR
                      R0, R0, R1
                                     ; or with 0x8000
50
                      R0, [SP, #3]
   . done
            STW
51
            POP
                      R2
52
            POP
                      R1
53
            POP
                      R0
            RET
55
```

A.4 Interrupt

Listing 11: interrupt.asm

```
ADDIB R0,#0
```

```
ADDIB R0,\#0
            ADDIB R0,\#0
            ADDIB R0,#0
9
            ADDIB R0,\#0
10
            ADDIB R0,#0
11
            ADDIB R0,\#0
12
            ADDIB R0,\#0
13
            ADDIB R0,\#0
14
            ADDIB R0, \#0
16
            ADDIB R0,\#0
            ADDIB R0, \#0
17
            ADDIB R0,\#0
18
            DISI
                                     ; Reset is off anyway
19
            LUI
                      R7, #7
20
            LLI
                      R7, #208
21
            LUI
                      R0, #2
                                     ; R0 is read ptr
                                                            0x0200
22
            LLI
                      R0, #0
                                    0 \times 0202
            ADDI
                      R1, R0, #2
24
                                      Read ptr set to
            STW
                      R1, [R0, \#0]
                                                            0 \times 0202
25
            STW
                      R1, [R0, #1]
                                                            0x0202
                                     ; Write ptr set to
26
                                     ; Address of Serial control reg
            LUI
                      R0, #160
27
            LLI
                      R0,#1
28
            LUI
                      R1,#0
29
            LLI
                      R1,#1
                                     ; Data to enable ints
30
            \operatorname{STW}
                      R1, [R0, \#0]
                                     ; Store 0x001 @ 0xA001
31
            ENAI
32
            BR
                      . main
33
  .isr
            STF
                                     ; Keep flags, disable auto
34
            PUSH
                                     ; Save only this for now
                      R0
35
            LUI
                      R0, #160
36
            LLI
                      R0,#0
37
            LDW
                      R0, [R0, \#0]
                                     ; R1 contains read serial data
            ENAI
                                     ; Don't miss event
39
            PUSH
                      R1
40
            PUSH
                      R2
41
            PUSH
                      R3
42
            PUSH
                      R4
43
            LUI
                      R1,#2
44
            LLI
                      R1,#0
45
            LDW
                      R2, [R1, \#0]
                                    ; R2 contains read ptr
46
            ADDI
                      R3, R1, #1
47
48
            LDW
                      R4, [R3, \#0]
                                     ; R4 contain the write ptr
            SUBIB
                      R2, #1
                                     ; Get out if W == R - 1
49
            CMP
                      R4, R2
50
                      .isrOut
            BE
51
```

```
ADDIB
                      R2, #1
52
                      R1,#2
            LUI
53
            LLI
                      R1,#2
54
            CMP
                      R2,R1
55
            BNE
                      .write
56
            ADDIB
                      R1, #3
57
            CMP
                      R4,R1
58
            BE
                      .isrOut
59
            STW
                      R0, [R4, \#0]; Write to buffer
   . write
60
            ADDIB
                      R4, #1
61
            LUI
                      R1, #2
62
            _{
m LLI}
                      R1,#6
63
            CMP
                      R1, R4
64
            BNE
                      . wrapW
65
            SUBIB
                      R4, #4
66
  . wrapW
            STW
                      R4, [R3, \#0]; Inc write ptr
67
   .isrOut POP
                      R4
68
            POP
                      R3
69
            POP
                      R2
            POP
                      R1
71
            POP
                      R0
72
            LDF
73
            RETI
74
                      R0, #2
                                     ; Read ptr address in R0
            LUI
75
   . main
            LLI
                      R0, #0
76
            LDW
                      R2, [R0, #0]
                                    ; Read ptr in R2
77
            LDW
                      R3, [R0, #1]
                                    ; Write ptr in R3
78
            CMP
                      R2,R3
79
            BE
                      . main
                                     ; Jump back if the same
80
            LDW
                      R3, [R2, \#0]
                                    ; Load data out of buffer
81
            ADDIB
                      R2, #1
                                     ; Inc read ptr
82
            SUB
                      R0, R0, R0
83
            LUI
                      R0, #2
84
            LLI
                      R0, \#6
85
            SUB
                      R0, R0, R2
86
            BNE
                      . wrapR
87
            SUBIB
                      R2, #4
88
   . wrapR
            LUI
                      R0, #2
                                     ; Read ptr address in R0
89
            LLI
                      R0, #0
90
            STW
                      R2, [R0, \#0]
                                   ; Store new read pointer
91
            SUB
                      R4, R4, R4
92
93
            LLI
                      R4, #15
            AND
                      R3, R4, R3
94
            CMPI
                      R3, #8
95
            BE
                      . do
96
```

```
LLI
                        R4, #7
97
             AND
                        R3, R3, R4
             PUSH
                        R3
   . do
99
             BWL
                        . fact
100
             POP
                        R3
             LUI
                        R4, #8
102
             LLI
                        R4, #1
                                        ; Address of LEDs
103
                                       ; Put factorial on LEDs
             STW
                        R3, [R4, \#0]
104
                        .\ \mathrm{main}
             BR
                                             ; look again
             PUSH
                        R0
106
   . fact
             PUSH
                        R1
             PUSH
                        LR
108
             LDW
                        R1, [SP, #3]
                                       ; Get para
109
             ADDIB
                        R1, #0
110
             BE
                                             ; 0! = 1
                        .retOne
111
             SUBI
                        R0, R1, #1
112
             PUSH
                        R0
                                          Pass para
113
             BWL
                        . fact
                                          The output remains on the stack
114
             PUSH
                                          Pass para
115
                        R1
             SUBIB
                        ^{\mathrm{SP},\#1}
                                          Placeholder
             \operatorname{BWL}
                        . multi
117
             POP
                        R1
                                       ; Get res
118
             ADDIB
                        SP, \#2
                                        ; pop x 2
119
             STW
                        R1, [SP, #3]
120
             POP
                        LR
121
             POP
                        R1
122
             POP
                        R0
123
             RET
124
                                       ; Avoid jump checking
   .retOne ADDIB
                        R1, #1
125
             STW
                        R1, [SP, #3]
126
             POP
                        LR
127
             POP
                        R1
128
             POP
                        R0
             RET
130
   . multi
             PUSH
                        R0
131
             PUSH
                        R1
132
             PUSH
                        R2
133
             PUSH
                        R3
134
             PUSH
                        R4
                        R5
             PUSH
136
             PUSH
                        R6
                        R0, [SP, #8]
                                       ; R0 - Multiplier
138
             LDW
             LDW
                        R1, [SP, #9]
                                       ; R1 - Quotient
139
             CMP
                        R0, R1
140
                        .\,\mathrm{nSw}
                                        ; Branch if M < Q
             BLT
```

141

```
ADDI
                        R2, R1, \#0
                                        ; Make M the smallest
142
                        R1, R0, \#0
              ADDI
143
              ADDI
                        R0, R2, \#0
144
             SUB
                        R2, R2, R2
                                        ; R2 - Accumulator
   .\,\mathrm{nSw}
145
                                        R3 - 0x0001
                        R3, R2, #1
              ADDI
146
              LUI
                        R4, #128
                                        R4 - 0x8000
147
              LLI
                        R4,#0
148
   . mloop
             AND
                        R6, R0, R3
                                        ; R6 - Cmp var
149
              \operatorname{CMPI}
                        R6,\#1
150
             BNE
                        . nAcc
151
             SUB
                        R3, R3, R3
152
                                        ; A = A + Q
             ADD
                        R2, R2, R1
153
                        R3, R3, #1
              ADCI
              CMPI
                        R3, #2
             BE
                        . fail
                                        ; OV
156
                                        M = M >> 1
   . nAcc
             LSR
                        R0, R0, #1
157
              CMPI
                        R0, \#0
158
             BE
                        . done
159
             AND
                        R5, R4, R1
160
             CMPI
                        R5,\#0
161
             BNE
                        . fail
162
                                        ; Q = Q << 1
             LSL
                        R1, R1, #1
163
             BR
                        . mloop
164
             STW
                        R2, [SP, #7]
    . done
                                       ; Res on stack frame
165
             POP
                        R6
166
             POP
                        R5
167
             POP
                        R4
168
             POP
                        R3
169
                        R2
             POP
170
             POP
                        R1
171
             POP
                        R0
172
             RET
   . fail
             SUB
                        R2, R2, R2
                                        ; OV - ret 0
174
             BR
                        . done
175
```