Final Report ELEC6027: VLSI Design Project

Format title page

Team R4
Henry Lovett (hl13g10)
Ashley Robinson (ajr2g10)
Martin Wearn (mw20g10)
Anusha Reddy (arr1g13)

28th April, 2014

Todo list

| | Format title page | 1 |
|----|--|----|
| | INCOMPLETE CHAPTER: Introduction | 5 |
| | INCOMPLETE CHAPTER: Architecture | 6 |
| | INCOMPLETE CHAPTER: Instruction Set | 7 |
| | Design of instruction set (Started) | 7 |
| | Refer to research (yes, but not sourced) | 7 |
| | ISA novelties (some integrated, no dedicated section) | 7 |
| | Expand basic ISA design considerations | 7 |
| | explain multiple shifting support | 8 |
| | Possibly combine Opcode kmap tables into subfigures? | 10 |
| | INCOMPLETE CHAPTER: Implementation | 12 |
| | Design of whole module, including circuit diagram | 13 |
| | Use of hierarchy / blocks - i.e. bit sliced, decoder | 13 |
| | Design of slice | 13 |
| | Design of decoder | 13 |
| | Design of block | 13 |
| | Layout in silicon | 13 |
| Fi | igure: Abstract ALU Breakdown | 14 |
| Fi | igure: Basic top level view of ALU | 14 |
| Fi | igure: Bitsliced Ciruit Diagram for Arithmetic Section of ALU | 15 |
| Fi | igure: Bitsliced Ciruit Diagram for Logic Section of ALU | 15 |
| Fi | igure: Bitsliced Ciruit Diagram for Shift Section of ALU | 16 |
| Fi | igure: Bitsliced Ciruit Diagram for LUI Section of ALU, could form | |
| | part of previou figure | 16 |
| Fi | igure: Bitsliced Ciruit Diagram for LLI Modules | 17 |
| | INCOMPLETE CHAPTER: Testing | 19 |
| | INCOMPLETE CHAPTER: Conclusion | 21 |
| | INCOMPLETE CHAPTER: Instruction Set Summary | 22 |



Contents

| 1 | Intr | roduction | 5 |
|---|------|------------------------|----|
| 2 | Arc | hitecture | 6 |
| 3 | Inst | cruction Set | 7 |
| 4 | Des | ign and Implementation | 12 |
| | 4.1 | Register Block | 12 |
| | 4.2 | Program Counter | 12 |
| | 4.3 | Instruction Register | 12 |
| | 4.4 | Arithmetic Logic Unit | 13 |
| | | 4.4.1 ALU Slice | 14 |
| | | 4.4.2 ALU Decoder | 17 |
| | | 4.4.3 ALU Block | 17 |
| | 4.5 | Datapath | 17 |
| | 4.6 | Controller | 17 |
| | 4.7 | CPU | 18 |
| 5 | Test | ting | 19 |
| | 5.1 | Register Block | 19 |
| | 5.2 | Program Counter | 19 |
| | 5.3 | Instruction Register | 19 |
| | 5.4 | Arithmetic Logic Unit | 20 |
| | 5.5 | Datapath | 20 |
| | 5.6 | Controller | 20 |
| | 5.7 | CPU | 20 |
| 6 | Cor | nclusion | 21 |

| \mathbf{A} | Instruction Set Summary | 22 |
|--------------|-------------------------|----|
| В | Project Management | 24 |
| \mathbf{C} | Division of Labour | 25 |



Introduction

INCOMPLETE CHAPTER: Introduction

Overview of the report

Architecture

INCOMPLETE CHAPTER: Architecture

Design of the datapath architecture.

Refer to the research done and how this influenced the design Incl. diagram

Instruction Set

INCOMPLETE CHAPTER: Instruction Set

Design of instruction set (Started)

Refer to research (yes, but not sourced)

ISA novelties (some integrated, no dedicated section)

In designing the instruction set architecture (ISA) emphasis was put on creating a complete set of basic operations which could be used to implement any program. This gave rise to a RISC based architecture since they have a small number of instructions and are optimized for a smaller chip area. They also promote a simpler datapath since the same length instructions can be bit-sliced into more identical slices. Irregular lengths will cause common fields to be in a different location within the instruction, leading to more complex decoding and potential wasted hardware when executing shorter instructions.

Expand basic ISA design considerations

Since a 16-bit microprocessor was to be designed, it was decided to base the system on the ARM Thumb architecture. This is a subset of the main 32-bit ARM instruction set which contains a suitably complete set of instructions. However it included a number of operations which take advantage of the ARM's 32-bit datapath, so any high register operations were removed. Change of state, sign extension and debugging instructions, among others, were also removed for simplification or because they were not necessary. This produced the original ISA made up of instructions 1-4, 6-10, 12-16, 20-24, 27-32, 35 and 36 as noted in the summary table in Appendix A. While in-

structions 5 and 11 were added to support use of carry flag with an immediate value. 17, 18 and 19 are included to form a complete logic set. 25 and 26 are for loading an initial value to any general purpose register. Instruction 33 is included from the SPARC ISA for returning from a procedure. Instruction 34 enables a control jump to anywhere in 2^{16} memory locations. While instructions 37-41 were added for support of a single interrupt.

Within this ISA it was decided to support up to 3 operands. This allows greater flexibility with the instructions available and reduces the amount of memory required to perform data processing operations. The number of instructions and their groupings determined the requirement of having 6-bits for the Opcode field. As such, 8 internal registers could be used since it is a realistic number for a RISC system and can be referenced in the remaining 10 bits. With the option of expanding the third operand to a 5 bit immediate value. This benefits from how common it is that a small immediate value is used more than a larger one. There was also support added for byte sized operations with two operand formatting since this is a standard length for small binary values.

An important aspect of ISA design is the consideration of how much memory is required to store a particular program. An architecture which requires less space will be desirable since more information can be stored in the same amount of memory. To achieve this a high code density if required. However RISC systems have a lower density than CISC, because the latter is capable of operations such as automatic context saving within the same instruction for performing a procedure call. The density of this system has been improved by using 3 operand instructions to reduce the number of data transfers required. This is illustrated in Figure 3.1 in terms of register transfers required to add two register values and place the result in another register.

explain multiple shifting support




Figure 3.1: Comparison of Operand Amounts

Both control transfer and interrupt operations, with one exception, do not use any registers. This meant the free space could be used for further definitions, leaving only one opcode being needed for each. A 3-bit condition field allows a sufficient quantity of branching operations to be supported, leaving 8 bits to define the distance to move forwards or backwards. However since there is a limitation on the distance, it was deemed necessary to include the instruction "JMP" which takes a register address for transferring to any position in memory.

| | Instruction Type | Sub-Type | 15 | 14 | 13 | 12 | 11 | 10 | 9 8 | 7 6 5 | 4 | 3 | 2 | 1 | 0 |
|----|-------------------------|----------|--------|----------|----|----|------|----|------|-------|----|-----|----|---|---|
| A1 | Data Manipulation | | Opcode | | Rd | | Ra | | Rb | | X | X | | | |
| A2 | | | | | | | | | im | m4 | /5 | | | | |
| В | Byte Immediate | | Opcode | | | Rd | imm8 | | | | | | | | |
| С | Data Transfer | | | LS^{4} | 0 | 0 | 0 | | Rd | Ra | | in | nm | 5 | |
| D1 | Control Transfer Others | | 1 | 1 | 1 | 1 | 0 | C | ond. | | in | nm8 | 3 | | |
| D2 | Control Transler | Jump | | 1 | 1 | 1 | U | | onu. | Ra | | in | nm | 5 | |
| E | Stack Operations | | 0 | U | 0 | 0 | 1 | L | X X | Ra | 0 | 0 | 0 | 0 | 1 |
| F | Interrupts | | 1 | 1 | 0 | 0 | 1 | IC | ond. | 1 1 1 | X | X | X | X | X |

Table 3.1: General Instruction Formatting

The concept of orthogonality in instruction formatting involves the separation of bits into different fields which can each be assigned a value independently. Where each field defines a different aspect of the instruction. To promote orthogonality, the instruction formatting for data manipulation operations followed a similar structure to the ARM Thumb, as shown in Table 3.1. Which was adapted to create all other types of formatting, and reordered to ensure immediate values were always on the far right of the instruction. This was to make sign extension of immediate values in the datapath easier since they are always in the same location in the instruction. It was also necessary to align all the destination and source registers to maintain consistency between instructions, aiding datapath simplicity.

Allocation of opcodes was done using k-map design with the arrangement designated according to the operation needing to be performed within the ALU module. This was because this allocation would have the greatest effect on the amount of logic needed for the ALU decoder. With the resultant

mapping shown in Table 3.2 and Table 3.3, with the important groupings highlighting. The four groupings shown correspond to command signals from decoder to ALU which need to be active for more than one instruction.

Possibly combine Opcode kmap tables into subfigures?

| | 00 | 01 | 11 | 10 | |
|-----|----------|-------|-----|-------|---------|
| 000 | LDW | STW | NOP | AND | |
| 001 | POP | PUSH | 'F' | OR | |
| 011 | ADDIB | SUBIB | | XOR | |
| 010 | ADD | SUB | NEG | NOT | |
| 110 | ADDI | SUBI | 'D' | NAND | |
| 111 | CMP | CMPI | LSL | NOR | |
| 101 | ADCI | SUBI | LSR | LLI | • FAOut |
| 100 | ADC | SUC | ASR | LUI | • ShOut |
| | T 11 0 0 | | | 77.24 | |

Table 3.2: Opcode Assignment K-Map A

| | 00 | 01 | И | 10 | |
|-----|-------|-------|-----|------|-------|
| 000 | LDW | STW | NOP | AND | |
| 001 | POP | PUSH | 'F' | OR | |
| 011 | ADDIB | SUBIB | | XOR | |
| 010 | ADD | SUB | NEG | NOT | |
| 110 | ADDI | SUBI | ,D, | NAND | |
| 111 | CMP | CMPI | LSL | NOR | |
| 101 | ADCI | SUBI | LSR | LLI | • SUB |
| 100 | ADC | SUC | ASR | LUI | • ShR |

Table 3.3: Opcode Assignment K-Map B

Allocation of Condition codes for control transfer instructions was based upon the type and action of each branch. The aspects considered were: conditional or unconditional, use of link register and flags used. These are summarised in Table 3.4a. From this, the first bit was set according to whether there was a condition to be checked. Then the second bit was set if the un-

conditional instruction used the link register, or the conditional instruction checked the zero flag. Since interrupts are only used in the controller, and added as they were deemed necessary, there is no specific ordering to the operations. As shown in Table 3.4b.

| | Un | LR | \mathbf{Z} | $_{\rm N,V}$ | Cond. | |
|----------------------|----------|-------|--------------|--------------|-------|--------------------------|
| BR | ✓ | X | Х | Х | 000 | ICond. |
| BNE | X | X | ✓ | X | 110 | |
| BE | X | X | ✓ | X | 111 | RETI 000 ENAL 001 |
| BLT | X | X | X | ✓ | 100 | |
| $_{\mathrm{BGE}}$ | X | X | X | ✓ | 101 | DISI 010 STF 011 |
| BWL | 1 | ✓ | X | X | 011 | |
| RET | 1 | ✓ | X | X | 010 | LDF 100 |
| $_{\mathrm{JMP}}$ | 1 | X | X | X | 001 | (b) ICond. Assignment |
| | (a) (| Cond. | Assi | gnment | | |

Table 3.4: Condition Code Assignments

Design and Implementation

INCOMPLETE CHAPTER: Implementation

4.1 Register Block

Design of whole module, including circuit diagram Use of hierarchy / blocks - i.e. bit sliced, decoder Design of slice,

Design of decoder,

Design of block,

Layout in silicon

4.2 Program Counter

Design of whole module, including circuit diagram

Use of hierarchy / blocks - i.e. bit sliced, decoder

Design of slice,

Design of decoder,

Design of block,

Layout in silicon

4.3 Instruction Register

Design of whole module, including circuit diagram

Use of hierarchy / blocks - i.e. bit sliced, decoder Design of slice,
Design of decoder,
Design of block,
Layout in silicon

4.4 Arithmetic Logic Unit

| Design of whole module, including circuit diagram |
|--|
| Use of hierarchy / blocks - i.e. bit sliced, decoder |
| Design of slice |
| Design of decoder |
| Design of block |
| Layout in silicon |

The arithmetic logic unit (ALU) is the central unit for performing calculations within the datapath. Most instructions use the ALU as part of their operation and as such this module needs to interpret every instruction and perform the necessary function. The range of functions needed fall into one of four types: arithmetic, logic, shifting and load lower. With the last type being a special case for the LLI instruction. Arithmetic operations are centralized around a full adder with additional gates for subtraction, setting the first input to zero and flag calculations. The logic unit consists of one gate corresponding to each of the full set of logic instructions supported. While shifts are performed using a barrel shifter to support up to 15-bits in one clock cycle. Finally, the LLI module concatenates the upper byte of the destination register with the provided 8-bit immediate value. The breakdown of the ALU is illustrated in Figure 4.1, with the output of each section connected to an internal bus through a number of tri-state gates.

This design then needed to be bit-sliced to simplify the datapath and promote hierarchical construction. It was decided to add an additional input to the module for the 4-bit immediate value required to define the shifting amount. Otherwise the lowest four bits of the ALU will each need a different routing to each segment, reducing how much of each slice could be identically duplicated.



Figure 4.1: ALU Separated into Sub-modules

Initial design of the ALU module was based upon the planned datapath layout and the input/output connections it showed, as seen in Figure 4.2. From this it was seen that there may be some difficulty with interpreting the opcodes provided. Since each slice would have to individually interpret the opcode, using much more space than is necessary due to replicated hardware. Observations showed that different groups of instructions would perform the same operation within the ALU. As such, it was decided to use a separate decoder to interpret the opcodes and send control lines to the ALU for the specific functions to be performed.




Figure 4.2: Initial Top-level View of ALU Module

4.4.1 ALU Slice

The most beneficial bit slice would be one that performs all the functions required for one bit and as such can be replicated to produce a 16-bit datapath. As such design focussed upon this idea, with considerations towards

the overall size of the ALU once built. The arithmetic section was simple to bitslice since the full adder and input selection gates would be duplicated for each bit anyway. While the flags required only one OR gate for the Z flag and the sum, carry in and carry out signals to be available at the top of the slice. Since a decoder is positioned at the top, additional gates needed for flag calculation can be implemented once within the decoder. This is shown in Figure 4.3. Bit slicing the logic section was just one of each logic gate followed by a tri-state buffer in the slice, shown in Figure 4.4.



Figure 4.3: Bitsliced Ciruit Diagram for Arithmetic Section of ALU




Figure 4.4: Bitsliced Ciruit Diagram for Logic Section of ALU

Implementing shifting capabilities into individual bits required few logic gates since it is a wire-dominated circuit, but each wire needed to be lined up correctly between slices. This results from this slice section having more dependency on the neighbouring slices than both arithmetic and logic functions. Since there is no obvious way of integrating them into the same circuitry, left and right shifting have separate hardware. With the ability to select between




Figure 4.5: Bitsliced Ciruit Diagram for Shift Section of ALU

a zero and the current operand's sign to shift into a right shift operation. Implementation of this section is shown in figure 4.5.

Every instruction can be carried out using one of the previous sections, with the exception of LUI and LLI. Loading an upper immediate value involves concatenating the 8-bit value with 8 zero bits. This is equivalent to shifting the second operand by 8-bits, as such it can be implemented with an additional multiplexor before the shifting section to select between each input operand. This is shown in Figure 4.6. Loading a lower immediate involves concatenating the existing high byte of the destination register with the value in the instruction. However there is no way of separating this into 16 identical slices. As such two versions of the slice were designed, one which passes through the upper byte with no change, and one which selects between the lower byte of the input register value and the immediate value. These form modules which are separate to the main slice, as shown in Figure 4.7, therefore LLI functionality is not part of the main ALU.




Figure 4.6: Bitsliced Ciruit Diagram for LUI Section of ALU




Figure 4.7: Bitsliced Ciruit Diagram for LLI Modules

4.4.2 ALU Decoder

4.4.3 ALU Block

4.5 Datapath

Design of whole module, including circuit diagram
Use of hierarchy / blocks - i.e. bit sliced, decoder
Design of slice,
Design of decoder (slice 17),
Design of block,
Layout in silicon

4.6 Controller

Design of - simple statemachine?

Control signals - description, use of type defs?

Description of main states:

Fetch

Execute

Interrupt

Implementation of interrupts (flags, enable...)

Synthesis and layout - I/O config, magic vs Ledit maybe?

4.7 CPU

Overall layout

pad ring size

positioning of control and datapath

power routing

anything else?



Testing

INCOMPLETE CHAPTER: Testing

5.1 Register Block

Include Sub tests - of slice and decoder (if app)

Explain tests - what is done

why it is done.

How it verifies everything - why it is complete

Show simulation results

5.2 Program Counter

Include Sub tests - of slice and decoder (if app)

Explain tests - what is done

why it is done.

How it verifies everything - why it is complete

Show simulation results

5.3 Instruction Register

Include Sub tests - of slice and decoder (if app) Explain tests - what is done why it is done. How it verifies everything - why it is complete Show simulation results

5.4 Arithmetic Logic Unit

Include Sub tests - of slice and decoder (if app)Explain tests - what is donewhy it is done.How it verifies everything - why it is completeShow simulation results

5.5 Datapath

Include Sub tests - of slice and decoder (if app)Explain tests - what is donewhy it is done.How it verifies everything - why it is completeShow simulation results

5.6 Controller

Include Sub tests - of slice and decoder (if app)Explain tests - what is donewhy it is done.How it verifies everything - why it is completeShow simulation results

5.7 CPU

Include Sub tests - of slice and decoder (if app)Explain tests - what is donewhy it is done.How it verifies everything - why it is completeShow simulation results

Conclusion

INCOMPLETE CHAPTER: Conclusion

Generic concluding marks

Appendix A
 Instruction Set Summary

INCOMPLETE CHAPTER: Instruction Set Summary

| | Mnemonic Syntax | | Semantics | Flags | Encoding | Opcode | Cond. |
|----|-----------------|----------------------|--|-----------------------|-----------------|--------|-------|
| 1 | ADD | ADD Rd, Ra, Rb | $Rd \leftarrow Ra + Rb$ | c,v,n,z | A | 00010 | - |
| 2 | ADDI | ADDI Rd, Ra, #imm5 | $Rd \leftarrow Ra + imm5$ | c,v,n,z | A | 00110 | - |
| 3 | ADDIB | ADDIB Rd, #imm8 | $Rd \leftarrow Rd + imm8$ | c,v,n,z | В | 00011 | - |
| 4 | ADC | ADC Rd, Ra, Rb | $Rd \leftarrow Ra + Rb + c$ | c,v,n,z | A | 00100 | - |
| 5 | ADCI | ADCI Rd, Ra, #imm5 | $Rd \leftarrow Ra + imm5 + c$ | $_{\mathrm{c,v,n,z}}$ | A | 00101 | - |
| 6 | NEG | NEG Rd, Ra | $\mathrm{Rd} \leftarrow 0$ - Ra | $_{\mathrm{c,v,n,z}}$ | A | 11010 | - |
| 7 | SUB | SUB Rd, Ra, Rb | $\mathrm{Rd} \leftarrow \mathrm{Ra}$ - Rb | $_{\mathrm{c,v,n,z}}$ | A | 01010 | - |
| 8 | SUBI | SUBI Rd, Ra, #imm5 | $Rd \leftarrow Ra - imm5$ | c,v,n,z | A | 01110 | - |
| 9 | SUBIB | SUBIB Rd, #imm8 | $Rd \leftarrow Rd - imm8$ | $_{\mathrm{c,v,n,z}}$ | В | 01011 | - |
| 10 | SUC | SUC Rd, Ra, Rb | $Rd \leftarrow Ra - Rb - c$ | $_{\mathrm{c,v,n,z}}$ | A | 01100 | - |
| 11 | SUCI | SUCI Rd, Ra, #imm5 | $Rd \leftarrow Ra - imm5 - c$ | c,v,n,z | A | 01101 | - |
| 12 | CMP | CMP Ra, Rb | $\mathrm{Rd} \leftarrow \mathrm{Ra}$ - Rb | $_{\mathrm{c,v,n,z}}$ | A | 00111 | - |
| 13 | CMPI | CMPI Ra, $\#imm5$ | $Rd \leftarrow Ra - imm5$ | $_{\mathrm{c,v,n,z}}$ | A | 01111 | - |
| 14 | AND | AND Rd, Ra, Rb | $\mathrm{Rd} \leftarrow \mathrm{Ra} \; \mathtt{AND} \; \mathrm{Rb}$ | $_{ m n,z}$ | A | 10000 | - |
| 15 | OR | OR Rd, Ra, Rb | $\mathrm{Rd} \leftarrow \mathrm{Ra} \; \mathtt{OR} \; \mathrm{Rb}$ | $_{\mathrm{n,z}}$ | A | 10001 | - |
| 16 | XOR | XOR Rd, Ra, Rb | $\mathrm{Rd} \leftarrow \mathrm{Ra} \; \mathtt{XOR} \; \mathrm{Rb}$ | $_{\mathrm{n,z}}$ | A | 10011 | - |
| 17 | NOT | NOT Rd, Ra | $\mathrm{Rd} \leftarrow \mathtt{NOT} \; \mathrm{Ra}$ | $_{\mathrm{n,z}}$ | A | 10010 | - |
| 18 | NAND | NAND Rd, Ra, Rb | $\mathrm{Rd} \leftarrow \mathrm{Ra} \; \mathtt{NAND} \; \mathrm{Rb}$ | $_{\mathrm{n,z}}$ | A | 10110 | - |
| 19 | NOR | NOR Rd, Ra, Rb | $\mathrm{Rd} \leftarrow \mathrm{Ra} \; \mathtt{NOR} \; \mathrm{Rb}$ | $_{\mathrm{n,z}}$ | A | 10111 | - |
| 20 | LSL | LSL Rd, Ra, #imm4 | $Rd \leftarrow Ra << imm4$ | $_{\mathrm{n,z}}$ | A | 11111 | - |
| 21 | LSR | LSR Rd, Ra, #imm4 | $Rd \leftarrow Ra >> imm4$ | $_{\mathrm{n,z}}$ | A | 11101 | - |
| 22 | ASR | ASR Rd, Ra, #imm4 | $Rd \leftarrow Ra >>> imm4$ | $_{\mathrm{n,z}}$ | A | 11100 | - |
| 23 | LDW | LDW Rd, [Ra, #imm5] | $Rd \leftarrow Mem[Ra + imm5]$ | - | $^{\mathrm{C}}$ | 00000 | - |
| 24 | STW | STW Rd, [Ra, #imm5] | $\text{Mem}[\text{Ra} + \text{imm5}] \leftarrow \text{Rd}$ | - | $^{\mathrm{C}}$ | 01000 | - |
| 25 | LUI | LUI Rd, #imm8 | $Rd \leftarrow imm8, 0$ | - | В | 10100 | - |
| 26 | LLI | LLI Rd, #imm8 | $Rd \leftarrow Rd[15:8], imm8$ | - | В | 10101 | - |
| 27 | BR | BR LABEL | $PC \leftarrow PC + imm8$ | - | D | - | 000 |
| 28 | BNE | BNE LABEL | $(z==0)$?PC \leftarrow PC + imm8 | - | D | - | 110 |
| 29 | $_{ m BE}$ | BE LABEL | $(z==1)$?PC \leftarrow PC + imm8 | - | D | - | 111 |
| 30 | BLT | BLT LABEL | $(n\&\sim v \ OR \sim n\&v)?PC \leftarrow PC + imm8$ | - | D | - | 100 |
| 31 | BGE | BGE LABEL | $(n\&v \ \mathtt{OR} \sim n\&\sim v)?\mathrm{PC} \leftarrow \mathrm{PC} + \mathrm{imm8}$ | - | D | - | 101 |
| 32 | BWL | BWL LABEL | $LR \leftarrow PC + 1; PC \leftarrow PC + imm8$ | - | D | - | 011 |
| 33 | RET | RET | $\mathrm{PC} \leftarrow \mathrm{LR}$ | - | D | - | 010 |
| 34 | JMP | JMP Ra, $\#imm5$ | $PC \leftarrow Ra + imm5$ | - | D | - | 001 |
| 35 | PUSH | PUSH Ra | $Mem[R7] \leftarrow Ra; R7 \leftarrow R7 - 1;$ | _ | E | _ | _ |
| 99 | 1 0511 | PUSH LR | $Mem[R7] \leftarrow RL; R7 \leftarrow R7 - 1;$ | _ | 12 | - | - |
| 36 | POP | POP Ra | $R7 \leftarrow R7 + 1; Mem[R7] \leftarrow Ra;$ | | E | | |
| 30 | 1 01 | POP LR | $R7 \leftarrow R7 + 1; Mem[R7] \leftarrow RL;$ | _ | 12 | - | - |
| 37 | RETI | RETI | $PC \leftarrow Mem[R7]$ | - | F | - | 000 |
| 38 | ENAI | ENAI | $IntEnFlag \leftarrow 1$ | - | F | - | 001 |
| 39 | DISI | DISI | $IntEnFlag \leftarrow 0$ | - | F | - | 010 |
| 40 | STF | STF | $Mem[R7] \leftarrow Flags; R7 \leftarrow R7 - 1;$ | - | F | - | 011 |
| 41 | LDF | LDF | $R7 \leftarrow R7 + 1; Mem[R7] \leftarrow Flags;$ | c,v,n,z | F | - | 100 |

Appendix B

Project Management

INCOMPLETE CHAPTER: Project Management

Use of git regular meetings

Appendix C



| | Task | Percentage Effort on task | | | | |
|------|-----------------------------|---------------------------|---------|---------|---------|--|
| | ECSID: | hl13g10 | ajr2g10 | mw20g10 | arr1g13 | |
| 1 | Initial Design | 100 | 0 | 0 | 0 | |
| 2 | Verilog Behavioural Model | 100 | 0 | 0 | 0 | |
| 3 | Multiply Program | 100 | 0 | 0 | 0 | |
| 4 | Magic Datapath | 100 | 0 | 0 | 0 | |
| 4.1 | Registers | 100 | 0 | 0 | 0 | |
| 4.2 | Program Counter | 100 | 0 | 0 | 0 | |
| 4.3 | Instruction Register | 100 | 0 | 0 | 0 | |
| 4.4 | ALU | 100 | 0 | 0 | 0 | |
| 5 | Verilog Cross Simulation | 100 | 0 | 0 | 0 | |
| 6 | Control Unit Synthesis | 100 | 0 | 0 | 0 | |
| 7 | Magic Control Unit | 100 | 0 | 0 | 0 | |
| 8 | Final Floorplanning, Place- | 100 | 0 | 0 | 0 | |
| | ment and Routing | | | * | | |
| 9 | Factorial Program | 100 | 0 | 0 | 0 | |
| 10 | Random Program | 100 | 0 | 0 | 0 | |
| 11 | Interrupt Program | 100 | 0 | 0 | 0 | |
| 11 | Verilog Final Simulations | 100 | 0 | 0 | 0 | |
| | and Cadence DRC | | | | | |
| 12 | Assembler | 100 | 0 | 0 | 0 | |
| 13 | Programmer's Guide Docu- | 100 | 0 | 0 | 0 | |
| | mentation | | | | | |
| 13.1 | Architecture | 100 | 0 | 0 | 0 | |
| 13.2 | Assembler | 100 | 0 | 0 | 0 | |
| 13.3 | Instruction Set | 100 | 0 | 0 | 0 | |
| 13.4 | Programming Tips | 100 | 0 | 0 | 0 | |
| 13.5 | Programs | 100 | 0 | 0 | 0 | |
| 13.6 | Register Description | 100 | 0 | 0 | 0 | |
| 13.7 | Simulation | 100 | 0 | 0 | 0 | |
| 14 | Final Report | 100 | 0 | 0 | 0 | |
| 14.1 | Introduction | 100 | 0 | 0 | 0 | |
| 14.2 | Architecture | 100 | 0 | 0 | 0 | |
| 14.3 | Instruction Set | 100 | 0 | 0 | 0 | |
| 14.4 | Implementation | 100 | 0 | 0 | 0 | |
| 14.5 | Testing | 100 | 0 | 0 | 0 | |
| 14.6 | Conclusion | 100 | 0 | 0 | 0 | |
| 14.7 | Project Management | 100 | 0 | 0 | 0 | |
| - | OVERALL EFFORT | 100 | 0 | 0 | 0 | |
| | | 26 | | | | |