ELEC6027 - VLSI Design Project : Programmers Guide

Team R4

 25^{th} April, 2014

Todo list

	HSL	- this doe	esn't sound right. Maybe "transfer of program flow".	
	No	ot sure on	the use of the word "control" but i know it is the	
	teo	chnical ter	m	6
	HSL	- this is a	bit too short. Surely there is more to say about it? .	6
	HSL	- I remem	about the instruction for-	
	-		called A1 / A2. I don't see a problem personally as I	
		_	ber exactly what he said!	7
			uld be in the register description section	53
	•		can just use the XOR instruction	55
	•		to IEEE symbols if we have time	56
		_	dow could also be done for this section too	57
	-		a fair bit of change. If we have time, this could be	
	•		se Iains dir structure. This section highlights how to	
			t and our assembler	57
	Mak	e these mo	ore accurate when AJR has finished playing around .	59
	•		un path sim too	59
	need	l to mentio	on extracting? i wouldn't say so as it should already	
	be	done and	that can't really change	59
	and	TCL?		59
	checl	k that the	dissembler works in all the simulations (it doesn't)	59
	10.724	- o to t a		
C	onu	tents		
1	Intr	oduction		5
_	11101	duction	l.	U
2	Arc	hitecture		5
3	Reg	gister Des	scription	5
4	Inst	truction S	Set	6
	4.1	General 1	Instruction Formatting	7
	4.2	ADD	Add Word	9
	4.3	ADDI	Add Immediate	10
	4.4	ADDIB	Add Immediate Byte	11
	4.5	ADC	Add Word With Carry	12
	4.6	ADCI	Add Immediate With Carry	13

5	Programming Tips		50
	4.42 LDF	Load Status Flags	49
	4.41 STF	Store Status Flags	48
	4.40 DISI	Disable Interrupts	47
	4.39 ENAI	Enable Interrupts	46
	4.38 RETI	Return From Interrupt	45
	4.37 POP	Pop From Stack	
	4.36 PUSH	Push From Stack	
	4.35 JMP	Jump	
	4.34 RET	Return	41
	4.33 BWL	Branch With Link	40
	4.32 BGE	Branch If Greater Than Or Equal	39
	4.31 BLT	Branch If Less Than	38
	4.30 BE	Branch If Equal	37
	4.29 BNE	Branch If Not Equal	36
	4.28 BR	Branch Always	35
	4.27 LLI	Load Lower Immediate	34
	4.26 LUI	Load Upper Immediate	33
	$4.25 \mathrm{STW}$	Store Word	32
	4.24 LDW	Load Word	31
	4.23 ASR	Arithmetic Shift Right	30
	4.22 LSR	Logical Shift Right	29
	4.21 LSL	Logical Shift Left	
	4.20 NOR	Logical NOR	
	4.19 NAND	Logical NAND	
	4.17 XOIT 4.18 NOT	Logical NOT	
	4.17 XOR	Logical XOR	
	4.16 OR	Logical OR	
	4.14 CMP1 4.15 AND	Compare Immediate	
	4.13 CMP 4.14 CMPI	Compare Immediate	20 21
	4.12 SUCI 4.13 CMP	Subtract Immediate With Carry	19
	4.11 SUC	Subtract Word With Carry	18
	4.10 SUBIB	Subtract Immediate Byte	17
	4.9 SUBI	Subtract Immediate	
	4.8 SUB	Subtract Word	
	4.7 NEG	Negate Word	

6	Ass	embler	50
	6.1	Instruction Formatting	50
	6.2	Assembler Directives	
	6.3	Running The Assembler	51
	6.4	Error Messages	53
7	Pro	grams	53
	7.1	Multiply	54
	7.2	Factorial	54
	7.3	Random	
	7.4	Interrupt	
8	Sim	ulation	57
	8.1	Running the simulations	57
\mathbf{A}	Cod	le Listings	60
	A.1	Multiply	60
		Factorial	64
		Random	69
		Interrupt	70

1 Introduction

 ${\rm Lorem\ Ipsum.\,..}$

2 Architecture

Lorem Ipsum...

3 Register Description

 ${\rm Lorem\ Ipsum.\,..}$

4 Instruction Set

The complete instruction set architecture includes a number of instructions for performing calculations on data, memory access, transfer of control within a program and interrupt handling.

All instructions implemented by this architecture fall into one of 6 groups, categorized as follows:

- Data Manipulation Arithmetic, Logical, Shifting
- Byte Immediate Arithmetic, Byte Load
- Data Transfer Memory Access
- Control Transfer (Un)conditional Branching
- Stack Operations Push, Pop
- Interrupts Enabling, Status Storage, Returning

There is only one addressing mode associated with each instruction, generally following these groupings:

- Data Manipulation Register-Register, Register-Immediate
- Byte Immediate Register-Immediate
- Data Transfer Base Plus Offset
- Control Transfer PC Relative, Register-Indirect, Base Plus Offset
- Stack Operations Register-Indirect Preincrement/Postdecrement
- Interrupts Register-Indirect Preincrement/Postdecrement

HSL - this doesn't sound right. Maybe "transfer of program flow". Not sure on the use of the word "control" but i know it is the technical

HSL this is
a bit
too
short.
Surely
there
is
more
to say
about
it?

term

4.1 General Instruction Formatting

 ${\rm HSL}$ - I remember I ain saying something about the instruction formats being called ${\rm A1}$ / ${\rm A2}.$ I don't see a problem per sonally as I can't remember exactly what he said!

Instruction Type Sub-Type 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

A1	Data Manipulation	Register		Or	oco	do			Rd	Ra		Rb		X	X
A2	Data Manipulation	Immediate		O _I	,,,,,	ac			Rd	Ra		im	m4	1/5	
В	Byte Immediate			$O_{\rm I}$	oco	de			Rd		in	nm	8		
С	Data Transfer		0	LS	0	0	0		Rd	Ra	imm5			.5	
D1	Control Transfer	Others	1	1	1	1	0		ond.		in	nm	8		
D2	Control Transler	Jump	1	1	1	1	U		onu.	Ra		ir	nm	.5	
Е	Stack Operations		0	U	0	0	1	L	X X	Ra	0	0	0	0	1
F	Interrupts	1	1	0	0	1	IC	ond.	1 1 1	X	X	X	X	X	

Instruction Field Definitions

Opcode: Operation code as defined for each instruction

Rd: Destination Register

Ra: Source register 1

Rb: Source register 2

immX: Immediate value of length X

Cond.: Branching condition code as defined for branch instructions

ICond.: Interrupt instruction code as defined for interrupt instructions

LS: 0=Load Data, 1=Store Data

U: 1=PUSH, 0=POP

L: 1=Use Link Register, 0=Use GPR

Pseudocode Notation

Symbol	Meaning								
\leftarrow , \rightarrow	Assignment								
Result[x]	Bit x of result								
Ra[x: y]	Bit range from x to y of register Ra								
+Ra	Positive value in Register Ra								
-Ra	Negative value in Register Ra								
<	Numerically greater than								
>	Numerically less than								
<<	Logical shift left								
>>	Logical shift right								
>>>	arithmetic shift right								
Mem[val]	Data at memory location with address val								
$\{x, y\}$	Contatenation of x and y to form a 16-bit value								
(cond)?	Operation performed if <i>cond</i> evaluates to true								
!	Bitwise Negation								

Use of the word UNPREDICTABLE indicates that the resultant flag value after operation execution will not be indicative of the ALU result. Instead its value will correspond to the result of an undefined arithmetic operation and as such should not be used.

4.2 ADD Add Word

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	1	0		Rd			Ra			Rb		X	X

Syntax

ADD Rd, Ra, Rb

eg. ADD R5, R3, R2

Operation

$$Rd \leftarrow Ra + Rb$$

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$

 $V \leftarrow if (+Ra \text{ and } +Rb \text{ and } -Result) \text{ or }$

(-Ra and -Rb and +Result) then 1, else 0

 $C \leftarrow if (Result > 2^{16} - 1) or$

(Result $< -2^{16}$) then 1, else 0

Description

The 16-bit word in GPR[Ra] is added to the 16-bit word in GPR[Rb] and the result is placed into GPR[Rd].

4.3 ADDI

Add Immediate

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	1	0	-	Rd			Ra			i	nm	5	

Syntax

ADDI Rd, Ra, #imm5

eg. ADDI R5, R3, #7

Operation

$$Rd \leftarrow Ra + \#imm5$$

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$

 $V \leftarrow if (+Ra \text{ and } +\#imm5 \text{ and } -Result) \text{ or }$

(-Ra and -#imm5 and +Result) then 1, else 0

 $C \leftarrow if (Result > 2^{16} - 1) or$

(Result $< -2^{16}$) then 1, else 0

Description

The 16-bit word in GPR[Ra] is added to the sign-extended 5-bit value given in the instruction and the result is placed into GPR[Rd].

4.4 ADDIB

Add Immediate Byte

Format

15	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0		0	0	1	1	-	Rd					im	m8			

Syntax

ADDIB Rd, #imm8

eg. ADDIB R5, #93

Operation

$$Rd \leftarrow Rd + \#imm8$$

$$N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$$

$$Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$$

$$V \leftarrow if (+Rd \text{ and } +\#imm8 \text{ and -Result}) \text{ or }$$

$$(-Rd \text{ and } -\#imm8 \text{ and } +Result) \text{ then } 1, \text{ else } 0$$

$$C \leftarrow if (Result > 2^{16} - 1) or$$

(Result
$$< -2^{16}$$
) then 1, else 0

Description

The 16-bit word in GPR[Rd] is added to the sign-extended 8-bit value given in the instruction and the result is placed into GPR[Rd].

4.5 ADC

Add Word With Carry

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	0	0		Rd			Ra			Rb		X	X

Syntax

ADC Rd, Ra, Rb

eg. ADC R5, R3, R2

Operation

$$Rd \leftarrow Ra + Rb + C$$

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$

 $V \leftarrow if (+Ra \text{ and } +(Rb+CFlag) \text{ and } -Result) \text{ or }$

(-Ra and -(Rb+CFlag) and +Result) then 1, else 0

 $C \leftarrow if (Result > 2^{16} - 1) or$

(Result $< -2^{16}$) then 1, else 0

Description

The 16-bit word in GPR[Ra] is added to the 16-bit word in GPR[Rb] with the added carry in set according to the Carry flag from previous operation, and the result is placed into GPR[Rd].

4.6 ADCI

Add Immediate With Carry

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	0	1	-	Rd			Ra			i	mm	5	

Syntax

ADCI Rd, Ra, #imm5

eg. ADCI R5, R4, #7

Operation

$$Rd \leftarrow Ra + \#imm5 + C$$

$$N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$$

$$Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$$

$$V \leftarrow if (+Ra \text{ and } +(\#imm5+CFlag) \text{ and } -Result) \text{ or }$$

(-Ra and -(#imm5+CFlag) and +Result) then 1, else 0
$$\,$$

$$C \leftarrow if (Result > 2^{16} - 1) or$$

(Result
$$< -2^{16}$$
) then 1, else 0

Description

The 16-bit word in GPR[Ra] is added to the sign-extended 5-bit value given in the instruction with carry in set according to the Carry flag from previous operation, and the result is placed into GPR[Rd].

4.7 NEG

Negate Word

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	1	0	-	Rd			Ra			Rb		X	X

Syntax

NEG Rd, Ra

eg. NEG R5, R3

Operation

$$Rd \leftarrow 0 - Ra$$

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$

 $V \leftarrow if (+Ra \text{ and } +Rb \text{ and } -Result) \text{ or }$

(-Ra and -Rb and +Result) then 1, else 0

 $C \leftarrow if (Result > 2^{16} - 1) or$

(Result $< -2^{16}$) then 1, else 0

Description

The 16-bit word in GPR[Ra] is added to the 16-bit word in GPR[Rb] and the result is placed into GPR[Rd].

4.8 SUB Subtract Word

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	1	0		Rd			Ra			Rb		X	X

Syntax

SUB Rd, Ra, Rb

eg. SUB R5, R3, R2

Operation

$$\mathrm{Rd} \leftarrow \mathrm{Ra} - \mathrm{Rb}$$

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$

 $V \leftarrow if (+Ra \text{ and } +Rb \text{ and } -Result) \text{ or }$

(-Ra and -Rb and +Result) then 1, else 0 $\,$

 $C \leftarrow if (Result > 2^{16} - 1) or$

(Result $< -2^{16}$) then 1, else 0

Description

The 16-bit word in GPR[Rb] is subtracted from the 16-bit word in GPR[Ra] and the result is placed into GPR[Rd].

4.9 SUBI

Subtract Immediate

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	1	0		Rd			Ra			i	mm	5	

Syntax

SUBI Rd, Ra, #imm5

eg. SUBI R5, R3, #7

Operation

$$Rd \leftarrow Ra - \#imm5$$

$$N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$$

$$Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$$

$$V \leftarrow if (+Ra \text{ and } +\#imm5 \text{ and } -Result) \text{ or }$$

$$(-Ra \text{ and } -\#\text{imm5} \text{ and } +R\text{esult}) \text{ then } 1, \text{ else } 0$$

$$C \leftarrow if (Result > 2^{16} - 1) or$$

(Result
$$< -2^{16}$$
) then 1, else 0

Description

The sign extended 5-bit value given in the instruction is subtracted from the 16-bit word in GPR[Ra] and the result is placed into GPR[Rd].

4.10 **SUBIB**

Subtract Immediate Byte

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	1	1		Rd					im	m8			

Syntax

SUBIB Rd, #imm8

eg. SUBIB R5, #93

Operation

$$Rd \leftarrow Rd - \#imm8$$

$$N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$$

$$Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$$

$$V \leftarrow if (+Rd \text{ and } +\#imm8 \text{ and -Result}) \text{ or }$$

$$(-Rd \text{ and } -\#imm8 \text{ and } +Result) \text{ then } 1, \text{ else } 0$$

$$C \leftarrow if (Result > 2^{16} - 1) or$$

(Result
$$< -2^{16}$$
) then 1, else 0

Description

The 8-bit immediate value given in the instruction is subtracted from the 16-bit word in GPR[Rd] and the result is placed into GPR[Rd].

4.11 SUC

Subtract Word With Carry

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	0	0	-	Rd			Ra			Rb		X	X

Syntax

SUC Rd, Ra, Rb

eg. SUC R5, R3, R2

Operation

$$Rd \leftarrow Ra - Rb - C$$

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$

 $V \leftarrow if (+Ra \text{ and } + (Rb\text{-}CFlag) \text{ and -}Result) \text{ or }$

(-Ra and -(Rb-CFlag) and +Result) then 1, else 0

 $C \leftarrow if (Result > 2^{16} - 1) or$

(Result $< -2^{16}$) then 1, else 0

Description

The 16-bit word in GPR[Rb] is subtracted from the 16-bit word in GPR[Rb] with the subtracted carry in set according to the Carry flag from previous operation, and the result is placed into GPR[Rd].

4.12 SUCI

Subtract Immediate With Carry

Format

15	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0		1	1	0	1		Rd			Ra			i	mm	5	

Syntax

SUCI Rd, Ra, #imm5

eg. SUCI R5, R4, #7

Operation

$$Rd \leftarrow Ra - \#imm5 - C$$

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$

 $V \leftarrow if (+Ra \text{ and } +(\#imm5\text{-}CFlag) \text{ and -}Result) \text{ or}$

(-Ra and -(#imm5-CFlag) and +Result) then 1, else 0

 $C \leftarrow if (Result > 2^{16} - 1) or$

(Result $< -2^{16}$) then 1, else 0

Description

The 5-bit immediate value in instruction is subtracted from the 16-bit word in GPR[Ra] with the subtracted carry in set according to the Carry flag from previous operation, and the result is placed into GPR[Rd].

4.13 CMP

Compare Word

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	1	1		Rd			Ra			Rb		X	X

Syntax

CMP Ra, Rb

eg. CMP R3, R2

Operation

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$

 $V \leftarrow if (+Ra \text{ and } +Rb \text{ and } -Result) \text{ or }$

(-Ra and -Rb and +Result) then 1, else 0

 $C \leftarrow if (Result > 2^{16} - 1) or$

(Result $< -2^{16}$) then 1, else 0

Description

The 16-bit word in GPR[Rb] is subtracted from the 16-bit word in GPR[Ra] and the status flags are updated without saving the result.

4.14 CMPI

Compare Immediate

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	1	1		Rd			Ra			i	mm	5	

Syntax

CMPI Ra, #imm5

eg. CMPI R3, #7

Operation

$$Ra - \#imm5$$

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$

 $V \leftarrow if (+Ra \text{ and } +\#imm5 \text{ and } -Result) \text{ or }$

(-Ra and -#imm5 and +Result) then 1, else 0

 $C \leftarrow if (Result > 2^{16} - 1) or$

(Result $< -2^{16}$) then 1, else 0

Description

The sign extended 5-bit value given in the instruction is subtracted from the 16-bit word in GPR[Ra] and the status flags are updated without saving the result.

4.15 AND

Logical AND

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	0	0		Rd			Ra			Rb		X	X

Syntax

AND Rd, Ra, Rb

eg. AND R5, R3, R2

Operation

 $\mathrm{Rd} \leftarrow \mathrm{Ra} \; \mathrm{AND} \; \mathrm{Rb}$

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$

 $V \leftarrow UNPREDICTABLE$

 $\mathbf{C} \leftarrow \mathbf{UNPREDICTABLE}$

Description

The logical AND of the 16-bit words in GPR[Ra] and GPR[Rb] is performed and the result is placed into GPR[Rd].

4.16 OR Logical OR

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	0	0	0	1		Rd			Ra			Rb		X	X	

Syntax

OR Rd, Ra, Rb

eg. OR R5, R3, R2

Operation

 $Rd \leftarrow Ra \ OR \ Rb$

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$

 $V \leftarrow UNPREDICTABLE$

 $\mathbf{C} \leftarrow \mathbf{UNPREDICTABLE}$

Description

The logical OR of the 16-bit words in GPR[Ra] and GPR[Rb] is performed and the result is placed into GPR[Rd].

4.17 XOR

Logical XOR

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	1	1	-	Rd			Ra			Rb		X	X

Syntax

XOR Rd, Ra, Rb

eg. XOR R5, R3, R2

Operation

 $\mathrm{Rd} \leftarrow \mathrm{Ra} \; \mathrm{XOR} \; \mathrm{Rb}$

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$

 $V \leftarrow UNPREDICTABLE$

 $\mathbf{C} \leftarrow \mathbf{UNPREDICTABLE}$

Description

The logical XOR of the 16-bit words in GPR[Ra] and GPR[Rb] is performed and the result is placed into GPR[Rd].

4.18 NOT

Logical NOT

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	1	0	-	Rd			Ra			Rb		X	X

Syntax

NOT Rd, Ra

eg. NOT R5, R3

Operation

 $\mathrm{Rd} \leftarrow \mathrm{NOT} \; \mathrm{Ra}$

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$

 $V \leftarrow UNPREDICTABLE$

 $\mathbf{C} \leftarrow \mathbf{UNPREDICTABLE}$

Description

The logical NOT of the 16-bit word in GPR[Ra] is performed and the result is placed into GPR[Rd].

4.19 NAND

Logical NAND

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	1	0	-	Rd			Ra			Rb		X	Χ

Syntax

NAND Rd, Ra, Rb

eg. NAND R5, R3, R2

Operation

 $Rd \leftarrow Ra NAND Rb$

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$

 $V \leftarrow UNPREDICTABLE$

 $\mathbf{C} \leftarrow \mathbf{UNPREDICTABLE}$

Description

The logical NAND of the 16-bit words in GPR[Ra] and GPR[Rb] is performed and the result is placed into GPR[Rd].

4.20 NOR

Logical NOR

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	1	1		Rd			Ra			Rb		X	Χ

Syntax

NOR Rd, Ra, Rb

eg. NOR R5, R3, R2

Operation

 $\mathrm{Rd} \leftarrow \mathrm{Ra} \; \mathrm{NOR} \; \mathrm{Rb}$

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$

 $V \leftarrow UNPREDICTABLE$

 $\mathbf{C} \leftarrow \mathbf{UNPREDICTABLE}$

Description

The logical NOR of the 16-bit words in GPR[Ra] and GPR[Rb] is performed and the result is placed into GPR[Rd].

4.21 LSL

Logical Shift Left

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1		Rd			Ra		0		im	m4	

Syntax

LSL Rd, Ra, #imm4

eg. LSL R5, R3, #7

Operation

 $Rd \leftarrow Ra \ll \#imm4$

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$

 $V \leftarrow UNPREDICTABLE$

 $\mathbf{C} \leftarrow \mathbf{UNPREDICTABLE}$

Description

The 16-bit word in GPR[Ra] is shifted left by the 4-bit amount specified in the instruction, shifting in zeros, and the result is placed into GPR[Rd].

4.22 LSR

Logical Shift Right

Format

15												
1	1	1	0	1	-	Rd		Ra	0	im	m4	

Syntax

LSR Rd, Ra, #imm4

eg. LSR R5, R3, #7

Operation

 $Rd \leftarrow Ra >> \#imm4$

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$

 $V \leftarrow UNPREDICTABLE$

 $\mathbf{C} \leftarrow \mathbf{UNPREDICTABLE}$

Description

The 16-bit word in GPR[Ra] is shifted right by the 4-bit amount specified in the instruction, shifting in zeros, and the result is placed into GPR[Rd].

4.23 ASR

Arithmetic Shift Right

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	0		Rd			Ra		0		im	m4	

Syntax

ASR Rd, Ra, #imm4

eg. ASR R5, R3, #7

Operation

 $Rd \leftarrow Ra >>> \#imm4$

 $N \leftarrow \text{if Result} < 0 \text{ then } 1, \text{ else } 0$

 $Z \leftarrow \text{if Result} = 0 \text{ then } 1, \text{ else } 0$

 $V \leftarrow UNPREDICTABLE$

 $\mathbf{C} \leftarrow \mathbf{UNPREDICTABLE}$

Description

The 16-bit word in GPR[Ra] is shifted right by the 4-bit amount specified in the instruction, shifting in the sign bit of Ra, and the result is placed into GPR[Rd].

4.24 LDW Load Word

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0]	Rd			Ra			i	mm	5	

Syntax

LDW Rd, [Ra, #imm5]

eg. LDW R5, [R3, #7]

Operation

 $Rd \leftarrow Mem[Ra + \#imm5]$

 $N \leftarrow N$

 $\mathbf{Z} \leftarrow \mathbf{Z}$

 $V \leftarrow V$

 $\mathbf{C} \leftarrow \mathbf{C}$

Description

Data is loaded from memory at the resultant address from addition of GPR[Ra] and the 5-bit immediate value specified in the instruction, and the result is placed into GPR[Rd].

Addressing Mode: Base Plus Offset.

4.25 STW Store Word

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0]	Rd			Ra			i	mm	5	

Syntax

STW Rd, [Ra, #imm5]

eg. STW R5, [R3, #7]

Operation

 $\text{Mem } [\text{Ra} + \#\text{imm5}] \leftarrow \text{Rd}$

 $N \leftarrow N$

 $Z \leftarrow Z$

 $V \leftarrow V$

 $C \leftarrow C$

Description

Data in GPR[Rd] is stored to memory at the resultant address from addition of GPR[Ra] and the 5-bit immediate value specified in the instruction.

Addressing Mode: Base Plus Offset.

4.26 LUI

Load Upper Immediate

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	0	0		Rd					im	m8			

Syntax

LUI Rd #imm8

eg. LUI R5, #93

Operation

$$Rd \leftarrow \{\#imm8, 0\}$$

$$N \leftarrow N$$

$$\mathbf{Z} \leftarrow \mathbf{Z}$$

$$V \leftarrow V$$

$$\mathbf{C} \leftarrow \mathbf{C}$$

Description

The 8-bit immediate value provided in the instruction is loaded into the top half in GPR[Rd], setting the bottom half to zero.

4.27 LLI

Load Lower Immediate

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	0	1		Rd					im	m8			

Syntax

LLI Rd #imm8

eg. LLI R5, #93

Operation

 $Rd \leftarrow \{Rd[15:8], \#imm8\}$

 $N \leftarrow N$

 $\mathbf{Z} \leftarrow \mathbf{Z}$

 $V \leftarrow V$

 $\mathbf{C} \leftarrow \mathbf{C}$

Description

The 8-bit immediate value provided in the instruction is loaded into the bottom half in GPR[Rd], leaving the top half unchanged.

4.28 BR

Branch Always

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	0	0				im	m8			

Syntax

BR LABEL

eg. BR .loop

Operation

$$PC \leftarrow PC + \#imm8$$

$$N \leftarrow N$$

$$Z \leftarrow Z$$

$$V \leftarrow V$$

$$C \leftarrow C$$

Description

Unconditionally branch to the resultant address from addition of PC and the 8-bit immediate value specified in the instruction. LABEL can be both a symbolic name or a numeric value, and is capable of jumping forwards or backwards.

Addressing Mode: PC Relative.

4.29 BNE

Branch If Not Equal

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	1	1	0				im	m8			

Syntax

BNE LABEL

eg. BNE .loop

Operation

$$PC \leftarrow PC + \#imm8 (z==0)$$
?

$$N \leftarrow N$$

$$Z \leftarrow Z$$

$$V \leftarrow V$$

$$C \leftarrow C$$

Description

Conditionally branch to the resultant address from addition of PC and the 8-bit immediate value specified in the instruction if zero status flag (Z) equals zero. LABEL can be both a symbolic name or a numeric value, and is capable of jumping forwards or backwards.

Addressing Mode: PC Relative.

4.30 BE

Branch If Equal

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	1	1	1				im	m8			

Syntax

BE LABEL

eg. BE .loop

Operation

$$PC \leftarrow PC + \#imm8 (z==1)$$
?

$$N \leftarrow N$$

$$Z \leftarrow Z$$

$$V \leftarrow V$$

$$C \leftarrow C$$

Description

Conditionally branch to the resultant address from addition of PC and the 8-bit immediate value specified in the instruction if zero status flag (Z) equals one. LABEL can be both a symbolic name or a numeric value, and is capable of jumping forwards or backwards.

4.31 BLT

Branch If Less Than

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	1	0	0				im	m8			

Syntax

BLT LABEL

eg. BLT .loop

Operation

$$PC \leftarrow PC + \#imm8 (n\&!v OR !n\&v)?$$

$$N \leftarrow N$$

$$Z \leftarrow Z$$

$$V \leftarrow V$$

$$C \leftarrow C$$

Description

Conditionally branch to the resultant address from addition of PC and the 8-bit immediate value specified in the instruction if negative status flag and overflow status flag are not equivalent. LABEL can be both a symbolic name or a numeric value, and is capable of jumping forwards or backwards.

4.32 BGE Branch If Greater Than Or Equal

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	1	0	1				im	m8			

Syntax

BGE LABEL

eg. BGE .loop

Operation

$$PC \leftarrow PC + \#imm8 (n\&v OR !n\&!v)?$$

$$N \leftarrow N$$

$$Z \leftarrow Z$$

$$V \leftarrow V$$

$$C \leftarrow C$$

Description

Conditionally branch to the resultant address from addition of PC and the 8-bit immediate value specified in the instruction if negative status flag and overflow status flag are equivalent. LABEL can be both a symbolic name or a numeric value, and is capable of jumping forwards or backwards.

4.33 BWL

Branch With Link

Format

1	.5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	1	1	0	0	1	1				im	m8			

Syntax

BWL LABEL

eg. BWL .loop

Operation

$$LR \leftarrow PC + 1$$
; $PC \leftarrow PC + \#imm8$

$$N \leftarrow N$$

$$Z \leftarrow Z$$

$$V \leftarrow V$$

$$C \leftarrow C$$

Description

Save the current program counter (PC) value plus one to the link register. Then unconditionally branch to the resultant address from addition of PC and the 8-bit immediate value specified in the instruction. LABEL can be both a symbolic name or a numeric value, and is capable of jumping forwards or backwards.

4.34 RET Return

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	1	0				im	m8			

Syntax

RET eg. RET

Operation

 $\mathrm{PC} \leftarrow \mathrm{LR}$

 $\mathbf{N} \leftarrow \mathbf{N}$

 $\mathbf{Z} \leftarrow \mathbf{Z}$

 $V \leftarrow V$

 $\mathbf{C} \leftarrow \mathbf{C}$

Description

Unconditionally branch to the address stored in the link register (LR).

Addressing Mode: Register-Indirect.

4.35 JMP Jump

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	0	1				im	m8			

Syntax

JMP Ra, #imm5

eg. JMP R3, #7

Operation

 $PC \leftarrow Ra + \#imm5$

 $N \leftarrow N$

 $Z \leftarrow Z$

 $V \leftarrow V$

 $\mathbf{C} \leftarrow \mathbf{C}$

Description

Unconditionally jump to the resultant address from the addition of GPR[Ra] and the 5-bit immediate value specified in the instruction.

Addressing Mode: Base Plus Offset.

4.36 PUSH

Push From Stack

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	L	X	X		Ra		0	0	0	0	1

Syntax

PUSH Ra PUSH RL eg. PUSH R3 eg. PUSH RL

Operation

 $\text{Mem } [R7] \leftarrow \text{reg; } R7 \leftarrow R7 - 1$

 $N \leftarrow N$

 $\mathbf{Z} \leftarrow \mathbf{Z}$

 $V \leftarrow V$

 $C \leftarrow C$

Description

'reg' corresponds to either a GPR or the link register, the contents of which are stored to the stack using the address stored in the stack pointer (R7). Then Decrement the stack pointer by one.

 ${\bf Addressing\ Modes:\ Register-Indirect,\ Postdecrement.}$

4.37 POP

Pop From Stack

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	1	L	X	X		Ra		0	0	0	0	1

Syntax

POP Ra POP RL eg. POP R3 eg. POP RL

Operation

$$R7 \leftarrow R7 + 1$$
; $Mem[R7] \leftarrow reg$;

$$N \leftarrow N$$

$$\mathbf{Z} \leftarrow \mathbf{Z}$$

$$V \leftarrow V$$

$$\mathbf{C} \leftarrow \mathbf{C}$$

Description

Increment the stack pointer by one. Then 'reg' corresponds to either a GPR or the link register, the contents of which are retrieved from the stack using the address stored in the stack pointer (R7).

 ${\bf Addressing\ Modes:\ Register\text{-}Indirect,\ Preincrement.}$

4.38 RETI

Return From Interrupt

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	1	0	0	0	1	1	1	X	X	X	X	X

Syntax

RETI

eg. RETI

Operation

 $PC \leftarrow Mem[R7]$

 $N \leftarrow N$

 $Z \leftarrow Z$

 $V \leftarrow V$

 $\mathbf{C} \leftarrow \mathbf{C}$

Description

Restore program counter to its value before interrupt occured, which is stored on the stack, pointed to be the stack pointer (R7). This must be the last instruction in an interrupt service routine.

Addressing Mode: Register-Indirect.

4.39 ENAI

Enable Interrupts

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	1	0	0	1	0	0	1	1	1	1	X	X	X	X	X	

Syntax

ENAI

eg. ENAI

Operation

Set Interrupt Enable Flag

 $\mathbf{N} \leftarrow \mathbf{N}$

 $\mathbf{Z} \leftarrow \mathbf{Z}$

 $V \leftarrow V$

 $\mathbf{C} \leftarrow \mathbf{C}$

Description

Turn on interrupts by setting interrupt enable flag to true (1).

4.40 **DISI**

Disable Interrupts

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	1	0	1	0	1	1	1	X	X	X	X	X

Syntax

DISI

eg. DISI

Operation

Reset Interrupt Enable Flag

 $\mathbf{N} \leftarrow \mathbf{N}$

 $\mathbf{Z} \leftarrow \mathbf{Z}$

 $V \leftarrow V$

 $\mathbf{C} \leftarrow \mathbf{C}$

Description

Turn off interrupts by setting interrupt enable flag to false (0).

4.41 STF

Store Status Flags

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	1	0	1	1	1	1	1	X	X	X	X	X

Syntax

STF

eg. STF

Operation

Mem
$$[R7] \leftarrow \{12\text{-bit } 0, Z, C, V, N\}; R7 \leftarrow R7 - 1;$$

$$N \leftarrow N$$

$$\mathbf{Z} \leftarrow \mathbf{Z}$$

$$V \leftarrow V$$

$$\mathbf{C} \leftarrow \mathbf{C}$$

Description

Store contents of status flags to stack using address held in stack pointer (R7). Then decrement the stack pointer (R7) by one.

Addressing Modes: Register-Indirect, Postdecrement.

4.42 LDF

Load Status Flags

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	1	1	0	0	1	1	1	X	X	X	X	X

Syntax

LDF

eg. LDF

Operation

$$R7 \leftarrow R7 + 1$$

 $N \leftarrow \text{Mem}[R7][0]$

 $Z \leftarrow \text{Mem}[R7][3]$

 $V \leftarrow \text{Mem}[R7][1]$

 $C \leftarrow \text{Mem}[R7][2]$

Description

Increment the stack pointer (R7) by one. Then load content of status flags with lower 4 bits of value retrieved from stack using address held in stack pointer (R7).

Addressing Modes: Register-Indirect, Preincrement.

5 Programming Tips

Lorem Ipsum...

6 Assembler

The current instruction set architecture includes an assembler for converting assembly language into hex. This chapter outlines the required formatting and available features of this assembler.

6.1 Instruction Formatting

Each instruction must be formatted using the following syntax, here "[...]" indicates an optional field:

```
[.LABELNAME] MNEMONIC, OPERANDS, ..., :[COMMENTS]
eg. .loop ADDI, R5, R3, #5 :Add 5 to R3
```

Comments may be added by preceding them with either: or;

Accepted general purpose register values are: R0, R1, R2, R3, R4, R5, R6, R7, SP. These can be upper or lower case and SP is equivalently evaluated to R7.

Branch instructions can take either a symbolic or numeric value. Where a numeric must be relative and between -32 and 31 for a JMP instruction, or between -128 and 127 for any other branch type. If the branch exceeds the accepted range, the assembler will flag an error message.

All label names must begin with a '.' while .ISR/.isr and .define are special cases used for the interrupt service routine and variable definitions respectively.

Instruction-less or comments only lines are allowed within the assembly file.

Special Case Label

The .ISR/.isr label is reserved for the interrupt service routine and may be located anywhere within the file but must finish with a 'RETI' instruction and be no longer than 126 lines of code. Branches may occur within the ISR, but are not allowed into this subroutine with the exception of a return from a separate subroutine.

6.2 Assembler Directives

Symbolic label names are supported for branch-type instructions. Following the previous syntax definition for '.LABELNAME', they can be used instead of numeric branching provided they branch no further than the maximum distance allowed for the instruction used. Definitions are supported by the assembler. They are used to assign meaningful names to the GPRs to aid with programming. Definitions can occur at any point within the file and create a mapping from that point onwards. Different names can be assigned to the same register, but only one is valid at a time.

The accepted syntax for definitions is:

.define NAME REGISTER

6.3 Running The Assembler

The assembler is a python executable and is run by typing "./assemble.py". Alternatively, the assembler can be placed in a folder on the users path and executed by running "assemble.py". It supports Python versions 2.4.3 to 2.7.3. A help prompt is given by the script if the usage is not correct, or given a -h or --help argument.

By default, the script will output the assembled hex to a file with the same name, but with a '.hex' extension in the same directory. The user can specify a different file to use by using a -o filename.hex or --output=filename.hex argument to the script. The output file can also be a relative or absolute path to a different directory.

The full usage for the script is seen in listing 1. This includes the basic rules for writing the assembly language and a version log.

Listing 1: Assembler help prompt

```
$> assemble.pv
  Usage: assemble.py [-o outfile] input
    -Team R4 Assembler Help-
       -Version:
   1 (CMPI addition onwards)
   2 (Changed to final ISA, added special case I's and error
     checking
   3 (Ajr changes – Hex output added, bug fix)
   4 (Added SP symbol)
   5 (NOP support added, help added) UNTESTED
   6 (Interrupt support added [ENAI, DISI, RETI])
   7 (Checks for duplicate Labels)
   8 (Support for any ISR location & automated startup code entry)
13
   9 (Support for .define)
14
  10 (Changed usage)
15
   Current is most recent iteration
  Commenting uses : or ;
  Labels start with '.': SPECIAL .ISR/.isr-> Interrupt Service
     Routine)
                         SPECIAL .define -> define new name for
     General Purpose Register, .define NAME R0-R7/SP
  Instruction Syntax: .[LABELNAME] MNEUMONIC, OPERANDS, ..., :[
     COMMENTS]
  Registers: R0, R1, R2, R3, R4, R5, R6, R7—SP
  Branching: Symbolic and Numeric supported
  Notes:
24
   Input files are assumed to end with a .asm extension
   Immediate value sizes are checked
   Instruction-less lines allowed
   .ISR may be located anywhere in file
   .define may be located anywhere, definition valid from location
      in file onwards, may replace existing definitions
30
  Options:
32
    -h, --help
                          show this help message and exit
    -o FILE, --output=FILE
34
                          output file for the assembled output
```

6.4 Error Messages

$\underline{\text{Code}}$	Description					
ERROR1	Instruction mneumonic is not recognized					
ERROR2	Register code within instruction is not recognized					
ERROR3	Branch condition code is not recognised					
ERROR4	Attempting to branch to undefined location					
ERROR5	Instruction mneumonic is not recognized					
ERROR6	Attempting to shift by more than 16 or perform a negative shift					
ERROR7	Magnitude of immediate value for ADDI, ADCI, SUBI, SUCI, LDW or STW is too large					
ERROR8	Magnitude of immediate value for CMPI or JMP is too large					
ERROR9	Magnitude of immediate value for ADDIB, SUBIB, LUI or LLI is too large					
ERROR10	Attempting to jump more than 127 forward or 128 backwards					
ERROR11	Duplicate symbolic link names					
ERROR12	Illegal branch to ISR					
ERROR13	Multiple ISRs in file					
ERROR14	Invalid formatting for .define directive					

7 Programs

Every example program in this section uses R7 as a stack pointer which is initialised to the by the program to 0x07D0 using the LUI and LLI instructions. It is possible a stack is not required in which case no initialisation is needed and R7 can be used as a general purpose register.

surely this should be in the register description section

7.1 Multiply

The code for the multiply program is held in Appendix A.1 listing 7. A sixteen bit number is read from input switches and then split in to lower and upper bytes which are then multiplied. The resulting sixteen bit word is written to the LEDs before reaching a terminating loop.

The subroutine operation is described using C in listing 2. If the result is greater than or equal to 2¹⁶ the subroutine will fail and return zero; The lowest bit of the multiplier control the accumulator and the overflow check. The multiplier is shifted right and the quotient is shifted left at every iteration. Equation (1) formally describes the result of algorithm. In implementation a trade off between code size and execution time is made by loop unrolling the eight stages. This creates scope for optimisation in operations contained in the loop, doesn't use a counter and requires less branch operations.

Listing 2: Shift and Add Subroutine

```
uint16_t multi(uint16_t mul, quo){
       uint32_t A;
      uint16_t M,Q, i;
      A = 0; M = mul; Q = quo;
      for (i=0; i<16; i++)
                                     // LSb
           if (M && 0x0001) {
               A = A + Q;
                                     // Larger than 16 bits?
               if(A > 0xFFFF)
                                     // Fail
                    return 0;
           Q = Q << 1;
          M = M >> 1;
13
14
                                     // Bottom 16 bits
      return A;
15
16
```

$$A = M \times Q = \sum_{i=0}^{7} 2^{i} M_{i} Q \text{ where } M_{i} \in \{0, 1\}$$
 (1)

7.2 Factorial

The code for the factorial program is held in Appendix A.2 listing 8. It is possible to calculate the factorial of any integer value between 0 and 8

inclusive. The main body of code masks the value read from the input switches so only acceptable values are passed to subroutine. The factorial subroutine is called which in turn calls the multiply subroutine discussed in section 7.1. The result is calculated recursively as described using C in listing 3.

Listing 3: Recursive Factorial Subroutine

7.3 Random

The code for the random program is held in Appendix A.3 listing 9. A random series of numbers is achieved by simulating a 16 bit linear feedback shift register. This produces a new number every 16 sixteen clock cycles so in this case a simulation subroutine is called 16 times. A seed taken from switches is passed to the first subroutine call then using BWL instructions the parameter is altered and passed to the next subroutine call. No more PUSH or POP operations are performed. A load from the stack pointer is used write a new random number to LEDs. All contained within an unconditional branch.

An 2 input XOR gate is simulated by using masking the register value the comparing against inputs 00 and 11. These would return zero so only a shift is performed. If this is not true then a shift is performed followed by an OR operation with 0x8000 therefore feeding back a value to the top of the shift register. This is described using C in listing 4.

Listing 4: Linear Feedback Shift Register Subroutine

surely this we can just use the XOR instruction




Figure 1: 16 Bit Linear Feedback Shift Register.

Maybe change to IEEE symbols if we have time

7.4 Interrupt

The code for the interrupt program is held in Appendix A.4 listing 10. This is the most complex example and makes use of both the multiply and factorial subroutines in sections 7.1 and 7.2 respectively.

Listing 5: Serial Device Interrupt Service Request

```
uint16_t multi(uint16_t mul, quo);  // Prototpye
uint16_t fact(uint16_t x);  // Prototpye#

isr(){

void main(){

void main(){
```

8 Simulation

8.1 Running the simulations

A register window could also be done for this section too

Sim.py needs a fair bit of change. If we have time, this could be altered to use Iains dir structure. This section highlights how to use his script and our assembler.

How to run for each of the behavioural, extracted and mixed

Before the simulator is invoked, the assembler should be invoked. This is discussed in section 6.3. It can be done from within the programs directory (/design/fcde/verilog/programs) by running, for example assemble.py multiply

The script "simulate" is an executable shell script. It is run from the terminal in the directory <code>/design/fcde/verilog</code>. This supports running simulations of a full verilog model, cross simulation and a fully extracted simulation. Usage is as follows:

```
./simulate type program [definitions]
```

The 'type' can be one of the following: behavioural, mixed, extracted. 'Program' is a relative path to the assembled hex file, usually located in the programs folder. Extra definitions can also be included to set the switch value or serial data input.

The serial data file used is located in the programs directory. This is a hex file with white space separated values of the form "time data". The data is then sent at the time to the processor by the serial module. An example serial data hex file is shown in listing 6.

Listing 6: Example serial data file

Below is a complete list of commands to run all programs on all versions of the processor. 'Number' is a user defined decimal value to set the switches.

- ./assembler/assemble.py programs/multiply.asm
 ./simulate behavioural programs/multiply.hex +define+switch_value=number
- ./assembler/assemble.py programs/multiply.asm ./simulate mixed programs/multiply.hex +define+switch_value=number
- ./assembler/assemble.py programs/multiply.asm ./simulate extracted programs/multiply.hex +define+switch_value=number
- ./assembler/assemble.py programs/random.asm ./simulate behavioural programs/random.hex +define+switch_value=number
- ./assembler/assemble.py programs/random.asm ./simulate mixed programs/random.hex +define+switch_value=number
- ./assembler/assemble.py programs/random.asm ./simulate extracted programs/random.hex +define+switch_value=number
- ./assembler/assemble.py programs/factorial.asm ./simulate behavioural programs/factorial.hex +define+switch_value=number
- ./assembler/assemble.py programs/factorial.asm ./simulate mixed programs/factorial.hex +define+switch_value=number
- ./assembler/assemble.py programs/factorial.asm
 ./simulate extracted programs/factorial.hex +define+switch_value=number
- ./assembler/assemble.py programs/interrupt.asm ./simulate behavioural programs/interrupt.hex programs/serial_data.hex
- ./assembler/assemble.py programs/interrupt.asm ./simulate mixed programs/interrupt.hex programs/serial_data.hex

Table 1: Clock cycles required for each program to run

Make these more accurate when AJR has finished playing around

Program	Clock Cycles
Multiply	900
Factorial	6000
Random	
Interrupt	30000

• ./assembler/assemble.py programs/interrupt.asm ./simulate extracted programs/interrupt.hex programs/serial_data.hex

how to run scan path sim too

need to mention extracting? i wouldn't say so as it should already be done and that can't really change.

The number of clock cycles for each program to fully run is shown in table 1. Factorial run time is given for an input of 8 and is the worst case. Interrupt is dependant on the serial data input and the time is given for the serial data file mentioned above.

and TCL?

A dissembler is also implemented in system verilog to aid debugging. It is an ASCII formatted array implemented at the top level of the simulation. It is capable of reading the instruction register with in the design, and reconstructing the assembly language of the instruction. It will show the opcode, register addresses and immediate values. It is automatically included by the TCL script. The TCL script also opens a waveform window and adds important signals.

check that the dissembler works in all the simulations (it doesn't...)

A Code Listings

All code listed in this section is passed to the assembler as is and has been verified using the final design of the processor.

A.1 Multiply

Listing 7: multiply.asm

```
LUI SP, #7
                             ; Init SP
           LLI SP, #208
2
           LUI R0, #8
                             ; SWs ADDR
           LLI R0, #0
           LDW R0, [R0, #0]
                             ; READ SWs
           LUI R1, #0
           LLI R1, #255
                             ; 0x00FF in R1
           AND R1, R0, R1
                               Lower byte SWs in R1
           LSR R0, R0, #8
                               Upper byte SWs in R0
           SUB R2, R2, R2
                               Zero required
           PUSH R0
                               Op1
           PUSH R1
                               Op2
12
           PUSH R2
                               Place holder is zero
13
           BWL .multi
                               Run Subroutine
14
           POP R1
                               Result
15
           ADDIB SP,#2
                              Duummy pop
           LUI R4, #8
17
                               Address of LEDS
           LLI R4, #1
18
           STW R1, [R4,#0]
                               Result on LEDS
19
  .end
           BR .end
                               Finish loop
20
  .multi
           PUSH R0
21
           PUSH R1
22
23
           PUSH R2
           PUSH R3
           PUSH R4
25
           PUSH R5
26
           PUSH R6
27
           LDW R2, [SP, #8]
                            ; R2 - Multiplier
           LDW R3, [SP, #9]
                            ; R3 - Quotient
29
           SUB R4, R4, R4
                            ; R4 - Accumulator
30
           ADDI R6, R4, #1
                             ; R6 - Compare 1/0
31
           LUI R5,#128
32
           LLI R5,#0
                             R5 - 0x8000
33
           AND R1, R2, R6
                             ; Stage 1, R1 - cmp
34
           CMPI R1,#0
                             ; LSb ?
35
```

```
BE . sh1
36
             ADD R4, R4, R3
                                  ; (LSb = 1)?
37
   .\,\mathrm{sh}\,1
             \frac{\text{AND}}{\text{R0}} R0, R5, R3
38
             CMPI R0,#0
39
             BNE .over1
40
             LSL R3, R3, #1
41
             LSR R2, R2, #1
42
             AND R1, R2, R6
                                  ; Stage 2
43
             CMPI R1,#0
44
             BE . sh2
45
             ADD R4, R4, R3
46
   .sh2
             AND R0, R5, R3
47
             CMPI R0, \#0
48
             BNE .over1
49
             LSL R3, R3, #1
50
             LSR R2, R2, #1
51
             AND R1, R2, R6
                                  ; Stage 3
52
             CMPI R1,#0
             BE . sh3
54
             ADD R4, R4, R3
55
   .\mathrm{sh}3
             AND R0, R5, R3
56
             CMPI R0,#0
57
             BNE .over1
58
             LSL R3, R3, #1
59
             LSR R2, R2, #1
60
             AND R1, R2, R6
                                  ; Stage 4
61
             CMPI R1,#0
62
             BE . sh4
63
             ADD R4, R4, R3
64
   .sh4
             AND R0, R5, R3
65
             CMPI R0, \#0
66
             BNE .over1
67
             LSL R3, R3, #1
68
             LSR R2, R2, #1
69
                                  ; Stage 5
             AND R1, R2, R6
70
             CMPI R1,#0
71
72
             BE . sh 5
             ADD R4, R4, R3
73
   .\mathrm{sh}\,5
             AND R0, R5, R3
74
             CMPI R0,#0
75
             BNE .over1
76
             LSL R3, R3, #1
77
78
             LSR R2, R2, #1
             AND R1, R2, R6
                                   ; Stage 6
79
             CMPI R1,#0
80
```

```
BE .sh6
81
             ADD R4, R4, R3
82
   .\mathrm{sh}\,6
             \frac{\text{AND}}{\text{R0}} R0, R5, R3
83
             CMPI R0,#0
84
             BNE .over1
85
             LSL R3, R3, #1
86
             LSR R2, R2, #1
87
             AND R1, R2, R6
                                  ; Stage 7
88
             CMPI R1,#0
89
             BE . sh7
90
             ADD R4, R4, R3
91
   .sh7
             AND R0, R5, R3
92
             CMPI R0, \#0
93
             BNE .over1
94
             LSL R3, R3, #1
95
             LSR R2, R2, #1
96
             AND R1, R2, R6
                                  ; Stage 8
97
             CMPI R1,#0
98
             BE .sh8
99
             ADD R4, R4, R3
100
             BR .sh8
101
   .over1
             BR .over
102
             AND R0, R5, R3
   .sh8
             CMPI R0,#0
104
             BNE .over
             LSL R3, R3, #1
106
             LSR R2, R2, #1
107
             AND R1, R2, R6
                                  ; Stage 9
108
             CMPI R1,#0
109
             BE .sh9
110
             SUB R6, R6, R6
111
             ADD R4, R4, R3
             ADCI R6, R4, #1
113
             CMPI R6,#2
114
115
             BNE .over
   .sh9
             AND R0, R5, R3
116
117
             CMPI R0,\#0
             BNE .over
118
             LSL R3, R3, #1
119
             LSR R2, R2, #1
120
             AND R1, R2, R6
                                  ; Stage 10
121
             CMPI R1,#0
122
             BE . sh10
123
             SUB R6, R6, R6
124
             ADD R4, R4, R3
125
```

```
ADCI R6, R4, #1
126
             CMPI R6,#2
127
             BNE .over
128
   .\,\mathrm{sh}\,10
             AND R0, R5, R3
129
             CMPI R0,#0
130
             BNE .over
131
             LSL R3, R3, #1
132
             LSR R2, R2, #1
133
             AND R1, R2, R6
                                  ; Stage 11
134
             CMPI R1,#0
135
             BE .sh11
136
             SUB R6, R6, R6
137
             ADD R4, R4, R3
138
             ADCI R6, R4, #1
139
             BNE .over
140
   .\mathrm{sh}11
             AND R0, R5, R3
141
             CMPI R0,#0
142
             BNE .over
143
             LSL R3, R3, #1
             LSR R2,R2,\#1
145
             AND R1, R2, R6
                                  ; Stage 12
146
             CMPI R1,#0
147
             BE . sh12
148
             SUB R6, R6, R6
149
150
             ADD R4, R4, R3
             ADCI R6, R4, #1
151
             BNE .over
152
   .sh12
             AND R0, R5, R3
153
             CMPI R0, \#0
154
             BNE .over
155
             LSL R3, R3, #1
156
             LSR R2, R2, #1
             AND R1, R2, R6
                                  ; Stage 13
158
             CMPI R1,#0
159
             BE . sh13
160
             SUB R6, R6, R6
161
162
             ADD R4, R4, R3
             ADCI R6, R4, #1
             BNE .over
164
             AND R0, R5, R3
   . sh13
165
             CMPI R0,#0
166
167
             BNE .over
             LSL R3, R3, #1
168
             LSR R2, R2, #1
169
             AND R1, R2, R6
                                  ; Stage 14
170
```

```
CMPI R1,#0
171
             BE .sh14
172
             SUB R6, R6, R6
173
             ADD R4, R4, R3
174
             ADCI R6, R4, #1
175
             BNE .over
176
   .sh14
             AND R0, R5, R3
177
             CMPI R0,#0
178
             BNE .over
179
             LSL R3, R3, #1
180
             LSR R2, R2, #1
181
             AND R1, R2, R6
                                 ; Stage 15
182
             CMPI R1,#0
183
             BE .sh15
184
             SUB R6, R6, R6
             ADD R4, R4, R3
186
             ADCI R6, R4, #1
187
             BNE .over
188
   .\mathrm{sh}15
             AND R0, R5, R3
189
             CMPI R0,#0
190
             BNE .over
191
             LSL R3, R3, #1
192
             LSR R2, R2, #1
193
             AND R1, R2, R6
                                 ; Stage 16
194
             CMPI R1,#0
             BE . sh16
196
             SUB R6, R6, R6
197
             ADD R4, R4, R3
198
             ADCI R6, R4, #1
199
             BNE .over
200
   .sh16
             STW R4, [SP, #7]
                                 ; Res on stack frame
201
             POP R6
202
             POP R5
203
             POP R4
204
             POP R3
205
             POP R2
207
             POP R1
             POP R0
             RET
209
             SUB R4, R4, R4
210
   .over
             BR . sh16
211
```

A.2 Factorial

Listing 8: factorial.asm

```
LUI R7, #7
           LLI R7, #208
           LUI R0, #8
                             ; Address in R0
3
           LLI R0, #0
           LDW R0, [R0, #0]
                             ; Read switches into R0
           LUI R1,#0
                               Calculate only 8 or less
           LLI R1,#8
           CMP R1, R0
           BE .do
           SUBIB R1,#1
           AND R0, R0, R1
11
           PUSH R0
                             ; Pass para
  .do
12
           BWL .fact
                             ; Run Subroutine
13
           POP R0
                               Para overwritten with result
14
           LUI R4, #8
15
           LLI R4, #1
                             ; Address of LEDS
16
           STW R0, [R4,#0]
                             ; Result on LEDS
17
                             ; finish loop
  .end
           BR .end
18
  . fact
           PUSH R0
20
           PUSH R1
           PUSH LR
21
           LDW R1, [SP, #3]
                             ; Get para
22
           ADDIB R1,\#0
           BE .retOne
                             : 0! = 1
24
           SUBI R0, R1, #1
           PUSH R0
                             ; Pass para
26
           BWL .fact
                             ; The output remains on the stack
27
           PUSH R1
                               Pass para
28
                               Placeholder
           SUBIB SP,#1
29
           BWL .multi
30
31
           POP R1
                             ; Get res
           ADDIB SP,#2
                             ; POP x 2
32
           STW R1, [SP, #3]
33
           POP LR
34
           POP R1
35
           POP R0
36
           RET
37
  .retOne ADDIB R1,#1
                             ; Avoid jump checking
           STW R1, [SP, #3]
39
           POP LR
40
           POP R1
41
           POP R0
42
           RET
43
  .multi PUSH R0
```

```
PUSH R1
45
            PUSH R2
46
            PUSH R3
47
            PUSH R4
48
            PUSH R5
49
            PUSH R6
50
            LDW R2, [SP, #8]
                               ; R2 - Multiplier
51
            LDW R3, [SP, #9]
                               ; R3 - Quotient
52
            SUB R4, R4, R4
                                 R4 - Accumulator
53
                                 R6 - Constant 1
            ADDI R6, R4, #1
54
            SUB R5, R5, R5
                                 R5 - Constant 0
55
            SUB R0, R0, R0
                                 R0 - C check
56
            AND R1, R2, R6
                                 Stage 1, R1 - cmp
57
            CMPI R1,#0
                               ; LSb ?
58
            BE . sh1
59
                               (LSb = 1)?
            ADD R4, R4, R3
60
  .sh1
            LSL R3, R3, #1
61
            LSR R2, R2, #1
62
                               ; Stage 2
            AND R1, R2, R6
63
            CMPI R1,#0
64
            BE . sh2
65
            ADD R4, R4, R3
66
  . sh2
            LSL R3, R3, #1
67
            LSR R2, R2, #1
68
                               ; Stage 3
69
            AND R1, R2, R6
            CMPI R1,#0
70
71
            BE . sh3
            ADD R4, R4, R3
72
  .sh3
            LSL R3, R3, #1
73
            LSR R2, R2, #1
74
            AND R1, R2, R6
                               ; Stage 4
75
            CMPI R1,#0
76
            BE . sh4
77
            ADD R4, R4, R3
78
  .sh4
            LSL R3, R3, #1
79
            LSR R2, R2, #1
81
            AND R1, R2, R6
                               ; Stage 5
            CMPI R1,#0
82
            BE . sh 5
83
            ADD R4, R4, R3
84
            LSL R3, R3, #1
  .sh5
85
            LSR R2, R2, #1
86
            AND R1, R2, R6
                               ; Stage 6
87
            CMPI R1,#0
88
            BE . sh6
89
```

```
ADD R4, R4, R3
90
   .sh6
             LSL R3, R3, #1
91
             LSR R2, R2, #1
92
                                 ; Stage 7
             AND R1, R2, R6
93
             CMPI R1,#0
94
             BE . sh7
95
             ADD R4, R4, R3
96
   .sh7
             LSL R3, R3, #1
97
             LSR R2, R2, #1
98
             AND R1, R2, R6
                                  ; Stage 8
99
             CMPI R1,#0
100
             BE .sh8
101
             ADD R4, R4, R3
102
   .sh8
             LSL R3, R3, #1
103
             LSR R2, R2, #1
104
             AND R1, R2, R6
                                 ; Stage 9
105
             CMPI R1,#0
106
             BE .sh9
             ADD R4, R4, R3
108
             ADCI R0, R5, \#0
109
             CMPI R0,#0
110
             BNE .over
111
   .sh9
             LSL R3, R3, #1
             LSR R2, R2, #1
113
                                 ; Stage 10
114
             AND R1, R2, R6
             CMPI R1,#0
             BE . sh10
116
             ADD R4, R4, R3
117
             ADCI R0, R5, #0
118
             CMPI R0, \#0
119
             BNE .over
120
   .\mathrm{sh}10
             LSL R3, R3, #1
121
             LSR R2, R2, #1
                                 ; Stage 11
             AND R1, R2, R6
123
             CMPI R1,#0
124
             BE .sh11
125
126
             ADD R4, R4, R3
             ADCI R0, R5, \#0
127
             CMPI R0,#0
128
             BNE .over
129
   . sh11
             LSL R3, R3, #1
130
131
             LSR R2, R2, #1
             AND R1, R2, R6
                                 ; Stage 12
132
             CMPI R1,#0
133
             BE .sh12
134
```

```
ADD R4, R4, R3
135
              ADCI R0, R5, #0
136
              CMPI R0,#0
137
              BNE .over
138
    .sh12
              LSL R3, R3, #1
139
              LSR R2, R2, #1
140
              AND R1, R2, R6
                                    ; Stage 13
141
              CMPI R1,#0
142
              {\rm BE} \ .{\rm sh}13
143
              ADD R4, R4, R3
144
              ADCI R0, R5, #0
145

\begin{array}{c}
\text{CMPI} & \text{R0}, \#0
\end{array}

146
              BNE .over
147
    . sh13
              LSL R3, R3, #1
148
              LSR R2, R2, #1
149
              AND R1, R2, R6
                                    ; Stage 14
150
              CMPI R1,#0
151
              BE . sh14
              ADD R4, R4, R3
153
              ADCI R0, R5, #0
154
              CMPI R0,#0
155
              BNE .over
156
    .sh14
              LSL R3, R3, #1
157
              LSR R2, R2, #1
158
              AND R1, R2, R6
                                    ; Stage 15
159
              CMPI R1,#0
160
              BE . sh15
161
              ADD R4, R4, R3
162
              ADCI R0, R5, #0
163
              CMPI R0, \#0
164
              BNE .over
165
    . \sinh 15
              LSL R3, R3, #1
166
              LSR R2, R2, #1
167
              AND R1, R2, R6
                                   ; Stage 16
168
              CMPI R1,#0
169
              BE . sh16
170
171
              ADD R4, R4, R3
              ADCI R0, R5, #0
172
              CMPI R0,#0
173
              BNE .over
174
    .sh16
              STW R4, [SP, #7]
                                   ; Res on stack frame
175
176
              POP R6
              POP R5
177
              POP R4
178
              POP R3
179
```

```
POP R2
180
            POP R1
181
            POP R0
182
            RET
183
            SUB R4, R4, R4
   .over
184
            STW R4, [SP, #7]; Res on stack frame
185
            POP R6
186
            POP R5
187
            POP R4
188
            POP R3
189
            POP R2
190
            POP R1
191
            POP R0
192
            RET
193
```

A.3 Random

Listing 9: random.asm

```
; Init SP
           LUI
                     SP,#7
           LLI
                     SP, #208
           LUI
                     R0,\#8
                                   ; SW Address in R0
           LLI
                     R0,#0
           LDW
                     R1, [R0, #0]
                                   ; Read switches into R1
                                   ; Address of LEDS in R0
           ADDIB
                     R0, #1
           PUSH
                     R1
  .reset
           SUB
                     R4, R4, R4
                                   ; Reset Loop counter
  .loop
           BWL
                     .rand
           CMPI
                     R4, #15
10
           BE
                     .write
11
           ADDIB
                     R4, #1
                                   ; INC loop counter
12
           BR
                     .loop
13
           LDW
                     R1, [SP, #0]
                                   ; No POP as re-run
  .write
14
           STW
                     R1, [R0, \#0]
                                   ; Result on LEDS
15
           BR
                     .\,r\,e\,s\,e\,t
16
                                   ; LFSR Sim
           PUSH
17
  .rand
                     R0
           PUSH
                     R1
                                   ; Protect regs
           PUSH
                     R2
19
           LDW
                     R0, [SP, #3]
                                   ; Last reg value
20
           LSL
                     R1, R0, #2
                                   ; Shift Bit 4 < -2
21
           XOR
                     R1,R0,R1
                                   ; XOR Gate
22
           LSR
                     R0, R0, #1
                                   ; Shifted reg
23
           LUI
                     R2,#0
24
           LLI
                     R2, #8
25
```

```
AND
                     R1, R2, R1
                                    ; Mask off Bit 4
26
            CMPI
                     R1,#0
            BNE
                      .done
28
            LUI
                     R1, #128
29
            LLI
                     R1,#0
30
            OR
                      R0, R0, R1
                                    ; OR with 0x8000
31
  .done
            STW
                     R0, [SP, #3]
32
            POP
33
                     R2
            POP
                     R1
34
            POP
                     R0
35
            RET
36
```

A.4 Interrupt

Listing 10: interrupt.asm

```
DISI
                             ; Reset is off anyway
           LUI R7, #7
           LLI R7, #208
3
           LUI R0, #2
                             ; R0 is read ptr
                                                   0x0200
           LLI R0, #0
           ADDI R1, R0, #2
                             0x0202
           STW R1, [R0,#0]
                            ; Read ptr set to
                                                   0x0202
           STW R1, [R0,#1]
                            ; Write ptr set to
                                                   0 \times 0202
           LUI R0,#160
                             ; Address of Serial control reg
           LLI R0,#1
           LUI R1,#0
11
           LLI R1,#1
                             ; Data to enable ints
12
           STW R1, [R0,#0]
                             ; Store 0x001 @ 0xA001
13
           ENAI
14
           BR .main
  .isr
           DISI
16
           STF
                             ; Keep flags
17
           PUSH R0
                             ; Save only this for now
18
           LUI R0,#160
19
20
           LLI R0,#0
           LDW R0, [R0, #0]
                             ; R1 contains read serial data
21
                             ; Don't miss event
           ENAI
22
           PUSH R1
23
           PUSH R2
24
           PUSH R3
25
           PUSH R4
26
           LUI R1,#2
27
           LLI R1,#0
28
```

```
LDW R2, [R1,#0]
                                 ; R2 contains read ptr
29
            ADDI R3, R1, #1
30
            LDW R4, [R3,#0]
                                 ; R4 contain the write ptr
31
            SUBIB R2,#1
                                  ; Get out if W == R - 1
32

\begin{array}{c}
\text{CMP} & \text{R4}, \text{R2}
\end{array}

            BE .isrOut
34
            ADDIB R2,#1
35
            LUI R1,#2
36
            LLI R1,#2
37

\begin{array}{c}
\text{CMP} & R2, R1
\end{array}

38
            BNE .write
39
            ADDIB R1,#3
40
            CMP R4, R1
41
            BE .isrOut
42
            STW R0, [R4,#0]
                                 ; Write to buffer
   .write
43
            ADDIB R4,#1
44
            LUI R1,#2
45
            LLI R1,#6
46
            CMP R1, R4
47
            BNE .wrapW
48
            SUBIB R4,#4
49
  .wrapW STW R4, [R3,#0]; Inc write ptr
  .isrOut POP R4
            POP R3
52
            POP R2
            POP R1
54
            POP R0
            LDF
56
            RETI
57
  .main
            LUI R0, #2
                                  ; Read ptr address in R0
58
            LLI R0, #0
59
            LDW R2, [R0,#0]
                                 ; Read ptr in R2
60
            LDW R3, [R0,#1]
                                  ; Write ptr in R3
61

\begin{array}{c}
\text{CMP} & \text{R2}, \text{R3}
\end{array}

62
            BE .main
                                  ; Jump back if the same
63
            LDW R3, [R2,#0]
                                  ; Load data out of buffer
            ADDIB R2,\#1
                                  ; Inc read ptr
65
            SUB R0, R0, R0
            LUI R0,#2
67
             LLI R0,#6
68
            SUB R0, R0, R2
69
            BNE .wrapR
70
71
            SUBIB R2,#4
  .wrapR
            LUI R0, #2
                                  ; Read ptr address in R0
72
             LLI R0, #0
73
```

```
; Store new read pointer
            STW R2, [R0, #0]
74
            SUB R4, R4, R4
75
            LLI R4,#15
76
            AND R3, R4, R3
77
            CMPI R3,#8
78
            BE .do
            LLI R4,#7
80
            AND R3, R3, R4
81
   .do
            PUSH R3
82
            BWL .fact
83
            POP R3
84
            LUI R4,#8
85
                               ; Address of LEDs
            LLI R4,#1
86
            STW R3, [R4,#0]
                              ; Put factorial on LEDs
87
            BR .main
                               ; look again
88
   .fact
            PUSH R0
89
            PUSH R1
90
            PUSH LR
91
                              ; Get para
            LDW R1, [SP, #3]
92
            ADDIB R1,#0
93
                               ; 0! = 1
            BE .retOne
            SUBI R0, R1, #1
95
            PUSH R0
                               ; Pass para
            BWL .fact
                               ; The output remains on the stack
97
            PUSH R1
                                 Pass para
            SUBIB SP,#1
                                Placeholder
99
            BWL .multi
100
            POP R1
                               ; Get res
101
                               ; POP x 2
            ADDIB SP,#2
102
            STW R1, [SP,#3]
103
            POP LR
104
            POP R1
105
            POP R0
106
            RET
107
                               ; Avoid jump checking
   .retOne ADDIB R1,#1
108
            STW R1, [SP, #3]
109
110
            POP LR
            POP R1
111
            POP R0
112
            RET
113
   .multi
           PUSH R0
114
            PUSH R1
            PUSH R2
116
            PUSH R3
117
            PUSH R4
118
```

```
PUSH R5
119
             PUSH R6
120
             LDW R2, [SP, #8]
                                 ; R2 - Multiplier
             LDW R3, [SP, #9]
                                 ; R3 - Quotient
122
             SUB R4, R4, R4
                                   R4 - Accumulator
                                   R6 - Constant 1
             ADDI R6, R4, #1
124
             SUB R5, R5, R5
                                 ; R5 - Constant 0
125
             SUB R0, R0, R0
                                 ; R0 - C check
126
             AND R1, R2, R6
                                   Stage 1, R1 - cmp
127
             CMPI R1,#0
                                   LSb?
128
             BE . sh1
129
             ADD R4, R4, R3
                                 (LSb = 1)?
130
   . sh1
             LSL R3, R3, #1
131
             LSR R2, R2, #1
                                 ; Stage 2
             AND R1, R2, R6
133
             CMPI R1,#0
134
             BE . sh2
135
             ADD R4, R4, R3
136
   . sh2
             LSL R3, R3, #1
137
             LSR R2, R2, #1
138
                                 ; Stage 3
139
             AND R1, R2, R6
             CMPI R1,#0
140
             BE \cdot sh3
141
             ADD R4, R4, R3
142
143
   .sh3
             LSL R3, R3, #1
             LSR R2, R2, #1
144
             AND R1, R2, R6
                                 ; Stage 4
145
             CMPI R1,#0
146
             BE . sh4
147
             ADD R4, R4, R3
148
   .sh4
             LSL R3, R3, #1
149
             LSR R2, R2, #1
150
             AND R1, R2, R6
                                 ; Stage 5
151
             CMPI R1,#0
152
             BE .sh5
153
             ADD R4, R4, R3
154
   .\mathrm{sh}\,5
             LSL R3, R3, #1
             LSR R2, R2, #1
156
             AND R1, R2, R6
                                 ; Stage 6
157
             CMPI R1,#0
158
             BE .sh6
159
             ADD R4, R4, R3
   .sh6
             LSL R3, R3, #1
161
             LSR R2, R2, #1
162
                                 ; Stage 7
             AND R1, R2, R6
163
```

```
CMPI R1,#0
164
               BE . sh7
165
               ADD R4, R4, R3
166
               LSL R3, R3, #1
    .sh7
167
               LSR R2, R2, #1
168
               AND R1, R2, R6
                                       ; Stage 8
169
               CMPI R1,#0
170
171
               BE .sh8
               ADD R4, R4, R3
172
    .sh8
               LSL R3, R3, #1
173
               LSR R2, R2, #1
174
               AND R1, R2, R6
                                        ; Stage 9
175
               CMPI R1,#0
176
               BE .sh9
177
               ADD R4, R4, R3
178
               ADCI R0, R5, #0
179
               CMPI R0,#0
180
               BNE .over
181
    .sh9
               LSL R3, R3, #1
182
               LSR R2, R2, #1
183
               AND R1, R2, R6
                                        ; Stage 10
184
               CMPI R1,#0
185
               BE . sh10
186
               ADD R4, R4, R3
187
               ADCI R0, R5, #0
188
               CMPI R0, \#0
189
               BNE .over
190
    .\mathrm{sh}10
               LSL R3, R3, #1
191
               LSR R2, R2, #1
192
                                       ; Stage 11
               AND R1, R2, R6
193
               CMPI R1,#0
194
               {\rm BE} \ . {\rm sh} 11
195
               ADD R4, R4, R3
196
               ADCI R0, R5, #0
197

\begin{array}{c}
\text{CMPI} & \text{R0}, \#0
\end{array}

198
               BNE .over
199
200
    .sh11
               LSL R3, R3,#1
               LSR R2, R2, #1
               AND R1, R2, R6
                                       ; Stage 12
202
               CMPI R1,#0
203
               {\color{red} {\rm BE}} \ . {
m sh} \, 1 \, 2
204
               ADD R4, R4, R3
               ADCI R0, R5, \#0
206

\begin{array}{c}
\text{CMPI} & \text{R0}, \#0
\end{array}

207
               BNE .over
208
```

```
.sh12
              LSL R3, R3, #1
              LSR R2, R2, #1
210
              \frac{\text{AND}}{\text{R1}} R1, R2, R6
                                     ; Stage 13
211
              CMPI R1,#0
212
              BE . sh13
213
              ADD R4, R4, R3
214
              ADCI R0, R5, #0
215
              CMPI R0,#0
216
              BNE .over
217
              LSL R3, R3, #1
    . sh13
218
              LSR R2, R2, #1
219
              AND R1, R2, R6
                                     ; Stage 14
220
              CMPI R1,#0
221
              BE . sh14
222
              ADD R4, R4, R3
223
              ADCI R0, R5, #0
224
              CMPI R0,#0
225
              BNE .over
226
    .\,\mathrm{sh}\,14
              LSL R3, R3, #1
              LSR R2, R2, #1
228
              AND R1, R2, R6
                                     ; Stage 15
              CMPI R1,#0
230
              BE .sh15
231
              ADD R4, R4, R3
232
              ADCI R0, R5, #0
              CMPI R0, \#0
234
              BNE .over
    . sh15
              LSL R3, R3, #1
236
              LSR R2, R2, #1
237
              AND R1, R2, R6
                                     ; Stage 16
238
              CMPI R1,#0
239
              {\rm BE} \ .{\rm sh}16
240
              ADD R4, R4, R3
241
              ADCI R0, R5, #0
242

\begin{array}{c}
\text{CMPI} & \text{R0}, \#0
\end{array}

243
              BNE .over
244
245
    . sh16
              STW R4, [SP, #7]
                                    ; Res on stack frame
              POP R6
246
              POP R5
247
              POP R4
248
              POP R3
249
              POP R2
              POP R1
251
              POP R0
252
              RET
253
```

```
\textcolor{red}{\textbf{SUB}} \ \text{R4} \, , \text{R4} \, , \text{R4}
254 .over
                     \overline{SIW} R4, [\overline{SP}, \#7]; Res on stack frame
255
                     POP R6
256
                     POP R5
                     POP R4
258
                     POP R3
POP R2
259
260
                     POP R1
261
                     \frac{\text{POP}}{\text{R0}}
262
                     RET
263
```