

Final Report
ELEC6027: VLSI Design Project

Team R4

Henry Lovett (hl13g10)
Ashley Robinson (ajr2g10)
Martin Wearn (mw20g10)
Anusha Reddy (arr1g13)

17th April, 2014

Contents

1	Introduction	2
2	Architecture	3
3	Instruction Set	4
4	Design and Implementation	5
4.1	Register Block	5
4.2	Program Counter	5
4.3	Instruction Register	5
4.4	Arithmetic Logic Unit	6
4.5	Datapath	6
4.6	Controller	6
4.7	CPU	7
5	Testing	8
5.1	Register Block	8
5.2	Program Counter	8
5.3	Instruction Register	8
5.4	Arithmetic Logic Unit	9
5.5	Datapath	9
5.6	Controller	9
5.7	CPU	9
6	Conclusion	10
A	Project Management	11
B	Division of Labour	12

Chapter 1

Introduction

Overview of the report

DRAFT

Chapter 2

Architecture

Design of the datapath architecture.

Refer to the research done and how this influenced the design

Incl. diagram

DRAFT

Chapter 3

Instruction Set

Design of the instruction set

Allocation of opcodes etc

Refer to research done and original thinking

Feel free to use parts from the programmers guide.

Chapter 4

Design and Implementation

4.1 Register Block

Design of whole module, including circuit diagram

Use of hierarchy / blocks - i.e. bit sliced, decoder

Design of slice,

Design of decoder,

Design of block,

Layout in silicon

4.2 Program Counter

Design of whole module, including circuit diagram

Use of hierarchy / blocks - i.e. bit sliced, decoder

Design of slice,

Design of decoder,

Design of block,

Layout in silicon

4.3 Instruction Register

Design of whole module, including circuit diagram

Use of hierarchy / blocks - i.e. bit sliced, decoder

Design of slice,

Design of decoder,
Design of block,
Layout in silicon

4.4 Arithmetic Logic Unit

Design of whole module, including circuit diagram
Use of hierarchy / blocks - i.e. bit sliced, decoder
Design of slice,
Design of decoder,
Design of block,
Layout in silicon

4.5 Datapath

Design of whole module, including circuit diagram
Use of hierarchy / blocks - i.e. bit sliced, decoder
Design of slice,
Design of decoder (slice 17),
Design of block,
Layout in silicon

4.6 Controller

Design of - simple statemachine?
Control signals - description, use of type defs?
Description of main states:
Fetch
Execute
Interrupt
Implementation of interrupts (flags, enable...)
Synthesis and layout - I/O config, magic vs Ledit maybe?

4.7 CPU

Overall layout

- pad ring size

- positioning of control and datapath

- power routing

- anything else?

DRAFT

Chapter 5

Testing

5.1 Register Block

Include Sub tests - of slice and decoder (if app)
Explain tests - what is done
why it is done.
How it verifies everything - why it is complete
Show simulation results

5.2 Program Counter

Include Sub tests - of slice and decoder (if app)
Explain tests - what is done
why it is done.
How it verifies everything - why it is complete
Show simulation results

5.3 Instruction Register

Include Sub tests - of slice and decoder (if app)
Explain tests - what is done
why it is done.
How it verifies everything - why it is complete
Show simulation results

5.4 Arithmetic Logic Unit

Include Sub tests - of slice and decoder (if app)

Explain tests - what is done

why it is done.

How it verifies everything - why it is complete

Show simulation results

5.5 Datapath

Include Sub tests - of slice and decoder (if app)

Explain tests - what is done

why it is done.

How it verifies everything - why it is complete

Show simulation results

5.6 Controller

Include Sub tests - of slice and decoder (if app)

Explain tests - what is done

why it is done.

How it verifies everything - why it is complete

Show simulation results

5.7 CPU

Include Sub tests - of slice and decoder (if app)

Explain tests - what is done

why it is done.

How it verifies everything - why it is complete

Show simulation results

Chapter 6

Conclusion

Generic concluding marks

DRAFT

Appendix A

Project Management

Use of git
regular meetings

DRAFT

Appendix B

Division of Labour

DRAFT

Task		Percentage Effort on task			
	<i>ECSID:</i>	hl13g10	ajr2g10	mw20g10	arr1g13
1	Initial Design	100	0	0	0
2	Verilog Behavioural Model	100	0	0	0
3	Multiply Program	100	0	0	0
4	Magic Datapath	100	0	0	0
4.1	Registers	100	0	0	0
4.2	Program Counter	100	0	0	0
4.3	Instruction Register	100	0	0	0
4.4	ALU	100	0	0	0
5	Verilog Cross Simulation	100	0	0	0
6	Control Unit Synthesis	100	0	0	0
7	Magic Control Unit	100	0	0	0
8	Final Floorplanning, Place- ment and Routing	100	0	0	0
9	Factorial Program	100	0	0	0
10	Random Program	100	0	0	0
11	Interrupt Program	100	0	0	0
11	Verilog Final Simulations and Cadence DRC	100	0	0	0
12	Assembler	100	0	0	0
13	Programmer's Guide Docu- mentation	100	0	0	0
13.1	Architecture	100	0	0	0
13.2	Assembler	100	0	0	0
13.3	Instruction Set	100	0	0	0
13.4	Programming Tips	100	0	0	0
13.5	Programs	100	0	0	0
13.6	Register Description	100	0	0	0
13.7	Simulation	100	0	0	0
14	Final Report	100	0	0	0
14.1	Introduction	100	0	0	0
14.2	Architecture	100	0	0	0
14.3	Instruction Set	100	0	0	0
14.4	Implementation	100	0	0	0
14.5	Testing	100	0	0	0
14.6	Conclusion	100	0	0	0
14.7	Project Management	100	0	0	0
	OVERALL EFFORT	100	0	0	0