ELEC6027 - VLSI Design Project : Programmers Guide

Team R4

 27^{th} April, 2014

Todo list

	HSL - this is a bit too short. Surely there is more to say about it? . HSL - this doesn't sound right. Maybe "transfer of program flow".	6
	Not sure on the use of the word "control" but i know it is the	
		6
	Maybe change to IEEE symbols if we have time, AJR: we still have	U
	the eagle d-types but I think it would look a bit messy	56
	A register window could also be done for this section too	58
	Sim.py needs a fair bit of change. If we have time, this could be	90
	altered to use Iains dir structure. This section highlights how to	
	use his script and our assembler	58
	Make these more accurate when AJR has finished playing around .	
	Make these more accurate when A31t has hinshed playing around.	00
C	Contents	
1	Introduction	5
_		
2	Architecture	5
3	Register Description	5
4	Instruction Set	6
	4.1 General Instruction Formatting	7
	4.2 ADD	9
	4.3 ADDI	10
	4.4 ADDIB	11
	4.5 ADC	12
	4.6 ADCI	13
	4.7 NEG	14
	4.8 SUB	15
	4.9 SUBI	16
	4.10 SUBIB	17
	4.11 SUC	18
	4.12 SUCI	19
	4.13 CMP	20
	4.14 CMPI	21
	4.15 AND	22

4.16 OR	3
4.17 XOR	4
4.18 NOT	5
4.19 NAND	6
4.20 NOR	7
4.21 LSL	8
4.22 LSR	9
4.23 ASR	0
4.24 LDW	1
4.25 STW	2
4.26 LUI	3
4.27 LLI	4
4.28 BR	
4.29 BNE	
4.30 BE	
4.31 BLT	
4.32 BGE	
4.33 BWL	-
4.34 RET	_
4.35 JMP	
4.36 PUSH	-
4.37 POP	_
4.38 RETI	_
4.39 ENAI	-
4.40 DISI	•
4.41 STF	_
4.42 LDF	9
Programming Tips 56	0
Assembler 50	0
6.1 Instruction Formatting	_
6.2 Assembler Directives	
6.3 Running The Assembler	
6.4 Error Messages	

7	Pro	grams	53
	7.1	Multiply	54
	7.2	Factorial	55
	7.3	Random	55
	7.4	Interrupt	56
8	Sim	ulation	58
	8.1	Running the simulations	58
\mathbf{A}	Cod	le Listings	61
	A.1	Multiply	61
	A.2	Factorial	63
	A.3	Random	65
	A.4	Interrupt	66

1 Introduction

 ${\rm Lorem\ Ipsum.\,..}$

2 Architecture

Lorem Ipsum...

3 Register Description

 ${\rm Lorem\ Ipsum.\,..}$

4 Instruction Set

The complete instruction set architecture includes a number of instructions for performing calculations on data, memory access, transfer of control within a program and interrupt handling.

HSL - this doesn't sound right. Maybe "transfer of program flow". Not sure on the use of the word "control" but i know it is the technical term

All instructions implemented by this architecture fall into one of 6 groups, categorized as follows:

- Data Manipulation Arithmetic, Logical, Shifting
- Byte Immediate Arithmetic, Byte Load
- Data Transfer Memory Access
- Control Transfer (Un)conditional Branching
- Stack Operations Push, Pop
- Interrupts Enabling, Status Storage, Returning

There is only one addressing mode associated with each instruction, generally following these groupings:

- Data Manipulation Register-Register, Register-Immediate
- Byte Immediate Register-Immediate
- Data Transfer Base Plus Offset
- Control Transfer PC Relative, Register-Indirect, Base Plus Offset
- Stack Operations Register-Indirect Preincrement/Postdecrement
- Interrupts Register-Indirect Preincrement/Postdecrement

HSL this is
a bit
too
short.
Surely
there
is
more
to say
about
it?

4.1 General Instruction Formatting

Instruction Type Sub-Type 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

A1	Data Manipulation	Register		Or	oco	ما			Rd	Ra		Rb		X	X
A2	Data Manipulation	Immediate		O _I)CO(ıc			Rd	Ra		im	m4	1/5	
В	Byte Immediate			$O_{\rm I}$	oco	de			Rd		in	1	8		
С	Data Transfer		0	LS	0	0	0		Rd	Ra	imm5			.5	
D1	Control Transfer	Others	1	1	1	1	0	C	ond.		in	nm	8		
D2	Control Hanslei	Jump	1	1	1	1	U		onu.	Ra		ir	nm	.5	
Е	Stack Operations		0	U	0	0	1	L	X X	Ra	0	0	0	0	1
F	Interrupts	1	1	0	0	1	IC	ond.	1 1 1	X	X	X	X	X	

Instruction Field Definitions

Opcode: Operation code as defined for each instruction

Rd: Destination Register

Ra: Source register 1

Rb: Source register 2

immN: Immediate value of length N

Cond.: Branching condition code as defined for branch instructions

ICond.: Interrupt instruction code as defined for interrupt instructions

LS: 0=Load Data, 1=Store Data

U: 1=PUSH, 0=POP

L: 1=Use Link Register, 0=Use GPR

Pseudocode Notation

Symbol	Meaning
←	Assignment
Result[x]	Bit x of result
Ra[x: y]	Bit range from x to y of register Ra
<	Numerically less than
>	Numerically greater than
<<	Logical shift left
>>	Logical shift right
>>>	arithmetic shift right
Mem[val]	Data at memory location with address val
$\{x, y\}$	Contatenation of x and y to form a 16-bit value
!	Bitwise Negation

Use of the word UNPREDICTABLE indicates that the resultant flag value after operation execution will not be indicative of the ALU result. Instead its value will correspond to the result of an undefined arithmetic operation and as such should not be used.

4.2 ADD Add Word

Format

15											
0	0	0	1	0	Rd		Ra		Rb	X	X

Syntax

ADD Rd, Ra, Rb

eg. ADD R5, R3, R2

Operation

$$Rd \leftarrow Ra + Rb$$

$$N \leftarrow if (Result < 0) then 1, else 0$$

$$Z \leftarrow if (Result = 0) then 1, else 0$$

$$V \leftarrow if \; (Ra{>}0 \; and \; Rb{>}0 \; and \; Result{<}0) \; or$$

(Ra<0 and Rb<0 and Result>0) then 1, else 0 $\,$

$$C \leftarrow if (Result > 2^{16} - 1) or$$

(Result
$$< -2^{16}$$
) then 1, else 0

Description

The 16-bit word in GPR[Ra] is added to the 16-bit word in GPR[Rb] and the result is placed into GPR[Rd].

4.3 ADDI

Add Immediate

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	1	0		Rd			Ra			i	mm	5	

Syntax

ADDI Rd, Ra, #imm5

eg. ADDI R5, R3, #7

Operation

$$Rd \leftarrow Ra + \#imm5$$

 $N \leftarrow if (Result < 0) then 1, else 0$

$$Z \leftarrow if (Result = 0) then 1, else 0$$

$$V \leftarrow if (Ra>0 \text{ and } \#imm5>0 \text{ and } Result<0) \text{ or}$$

$$C \leftarrow \text{if (Result} > 2^{16} - 1) \text{ or}$$
 (Result $< -2^{16}$) then 1, else 0

Description

The 16-bit word in GPR[Ra] is added to the sign-extended 5-bit value given in the instruction and the result is placed into GPR[Rd].

4.4 ADDIB

Add Immediate Byte

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	1	1		Rd					im	m8			

Syntax

ADDIB Rd, #imm8

eg. ADDIB R5, #93

Operation

$$Rd \leftarrow Rd + \#imm8$$

$$N \leftarrow if (Result < 0) then 1, else 0$$

$$Z \leftarrow if (Result = 0) then 1, else 0$$

V
$$\leftarrow$$
 if (Rd>0 and #imm8>0 and Result<0) or

(Rd<0 and #imm8<0 and Result>0) then 1, else 0

$$C \leftarrow if (Result > 2^{16} - 1) or$$

(Result
$$< -2^{16}$$
) then 1, else 0

Description

The 16-bit word in GPR[Rd] is added to the sign-extended 8-bit value given in the instruction and the result is placed into GPR[Rd].

4.5 ADC

Add Word With Carry

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	0	0		Rd			Ra			Rb		X	X

Syntax

ADC Rd, Ra, Rb

eg. ADC R5, R3, R2

Operation

$$Rd \leftarrow Ra + Rb + C$$

$$N \leftarrow if (Result < 0) then 1, else 0$$

$$Z \leftarrow if (Result = 0) then 1, else 0$$

$$V \leftarrow if \ (Ra{>}0 \ and \ (Rb{+}CFlag){>}0 \ and \ Result{<}0)$$
 or

(Ra<0 and (Rb+CFlag)<0 and Result>0) then 1, else 0

$$C \leftarrow if (Result > 2^{16} - 1) or$$

(Result
$$< -2^{16}$$
) then 1, else 0

Description

The 16-bit word in GPR[Ra] is added to the 16-bit word in GPR[Rb] with the added carry in set according to the Carry flag from previous operation, and the result is placed into GPR[Rd].

4.6 ADCI

Add Immediate With Carry

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	0	1		Rd			Ra			i	mm	5	

Syntax

ADCI Rd, Ra, #imm5

eg. ADCI R5, R4, #7

Operation

$$Rd \leftarrow Ra + \#imm5 + C$$

 $N \leftarrow if (Result < 0) then 1, else 0$

$$Z \leftarrow if (Result = 0) then 1, else 0$$

$$V \leftarrow if (Ra>0 \text{ and } (\#imm5+CFlag)>0 \text{ and } Result<0) \text{ or}$$
 (Ra<0 and (#imm5+CFlag)<0 and Result>0) then 1, else 0

$$C \leftarrow \text{if (Result} > 2^{16} - 1) \text{ or}$$
 (Result $< -2^{16}$) then 1, else 0

Description

The 16-bit word in GPR[Ra] is added to the sign-extended 5-bit value given in the instruction with carry in set according to the Carry flag from previous operation, and the result is placed into GPR[Rd].

4.7 NEG

Negate Word

Format

				11									
1	1	0	1	0	Rd		Ra	X	X	X	X	X	

Syntax

NEG Rd, Ra

eg. NEG R5, R3

Operation

$$Rd \leftarrow 0$$
 - Ra

 $N \leftarrow if (Result < 0) then 1, else 0$

 $Z \leftarrow if (Result = 0) then 1, else 0$

 $V \leftarrow 0$

 $\mathbf{C} \leftarrow \mathbf{0}$

Description

The 16-bit word in GPR[Ra] is added to the 16-bit word in GPR[Rb] and the result is placed into GPR[Rd].

4.8 SUB Subtract Word

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	1	0		Rd			Ra			Rb		X	X

Syntax

SUB Rd, Ra, Rb

eg. SUB R5, R3, R2

Operation

$$Rd \leftarrow Ra - Rb$$

$$N \leftarrow if (Result < 0) then 1, else 0$$

$$Z \leftarrow if (Result = 0) then 1, else 0$$

$$V \leftarrow if \; (Ra{>}0 \; and \; Rb{>}0 \; and \; Result{<}0) \; or$$

(Ra<0 and Rb<0 and Result>0) then 1, else 0 $\,$

$$C \leftarrow if (Result > 2^{16} - 1) or$$

(Result
$$< -2^{16}$$
) then 1, else 0

Description

The 16-bit word in GPR[Rb] is subtracted from the 16-bit word in GPR[Ra] and the result is placed into GPR[Rd].

4.9 SUBI

Subtract Immediate

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	1	0		Rd			Ra			i	mm	5	

Syntax

SUBI Rd, Ra, #imm5

eg. SUBI R5, R3, #7

Operation

$$Rd \leftarrow Ra - \#imm5$$

$$N \leftarrow if (Result < 0)$$
 then 1, else 0

$$Z \leftarrow if (Result = 0) then 1, else 0$$

V
$$\leftarrow$$
 if (Ra>0 and #imm5>0 and Result<0) or

(Ra<0 and #imm5<0 and Result>0) then 1, else 0

$$C \leftarrow if (Result > 2^{16} - 1) or$$

(Result
$$< -2^{16}$$
) then 1, else 0

Description

The sign extended 5-bit value given in the instruction is subtracted from the 16-bit word in GPR[Ra] and the result is placed into GPR[Rd].

4.10 SUBIB

Subtract Immediate Byte

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	1	1		Rd					im	m8			

Syntax

SUBIB Rd, #imm8

eg. SUBIB R5, #93

Operation

$$Rd \leftarrow Rd - \#imm8$$

$$N \leftarrow if (Result < 0) then 1, else 0$$

$$Z \leftarrow if (Result = 0) then 1, else 0$$

V
$$\leftarrow$$
 if (Rd>0 and #imm8>0 and Result<0) or

(Rd<0 and #imm8<0 and Result>0) then 1, else 0

$$C \leftarrow if (Result > 2^{16} - 1) or$$

(Result
$$< -2^{16}$$
) then 1, else 0

Description

The 8-bit immediate value given in the instruction is subtracted from the 16-bit word in GPR[Rd] and the result is placed into GPR[Rd].

4.11 SUC

Subtract Word With Carry

Format

15												
0	1	1	0	0	-	Rd		Ra		Rb	X	X

Syntax

SUC Rd, Ra, Rb

eg. SUC R5, R3, R2

Operation

$$Rd \leftarrow Ra - Rb - C$$

 $N \leftarrow if (Result < 0) then 1, else 0$

 $Z \leftarrow if (Result = 0) then 1, else 0$

V \leftarrow if (Ra>0 and (Rb-CFlag)>0 and Result<0) or

(Ra<0 and (Rb-CFlag)<0 and Result>0) then 1, else 0

 $C \leftarrow if (Result > 2^{16} - 1) or$

(Result $< -2^{16}$) then 1, else 0

Description

The 16-bit word in GPR[Rb] is subtracted from the 16-bit word in GPR[Rb] with the subtracted carry in set according to the Carry flag from previous operation, and the result is placed into GPR[Rd].

4.12 SUCI

Subtract Immediate With Carry

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	0	1		Rd			Ra			i	mm	5	

Syntax

SUCI Rd, Ra, #imm5

eg. SUCI R5, R4, #7

Operation

$$Rd \leftarrow Ra - \#imm5 - C$$

$$N \leftarrow if (Result < 0) then 1, else 0$$

$$Z \leftarrow if (Result = 0) then 1, else 0$$

V
$$\leftarrow$$
 if (Ra>0 and (#imm5-CFlag)>0 and Result<0) or

(Ra<0 and (#imm5-CFlag)<0 and Result>0) then 1, else 0

$$C \leftarrow if (Result > 2^{16} - 1) or$$

(Result
$$< -2^{16}$$
) then 1, else 0

Description

The 5-bit immediate value in instruction is subtracted from the 16-bit word in GPR[Ra] with the subtracted carry in set according to the Carry flag from previous operation, and the result is placed into GPR[Rd].

4.13 CMP

Compare Word

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	0	1	1	1	X	X	X		Ra			Rb		X	X	

Syntax

CMP Ra, Rb

eg. CMP R3, R2

Operation

 $N \leftarrow if (Result < 0) then 1, else 0$

 $Z \leftarrow if (Result = 0) then 1, else 0$

 $V \leftarrow if (Ra>0 \text{ and } Rb>0 \text{ and } Result<0) \text{ or}$

(Ra<0 and Rb<0 and Result>0) then 1, else 0

 $C \leftarrow \text{if (Result} > 2^{16} - 1) \text{ or }$

(Result $< -2^{16}$) then 1, else 0

Description

The 16-bit word in GPR[Rb] is subtracted from the 16-bit word in GPR[Ra] and the status flags are updated without saving the result.

4.14 CMPI

Compare Immediate

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	1	1	X	X	X		Ra			i	mm	5	

Syntax

CMPI Ra, #imm5

eg. CMPI R3, #7

Operation

$$Ra - \#imm5$$

 $N \leftarrow if (Result < 0) then 1, else 0$

 $Z \leftarrow if (Result = 0) then 1, else 0$

 $V \leftarrow if (Ra>0 \text{ and } \#imm5>0 \text{ and } Result<0) \text{ or }$

(Ra<0 and #imm5<0 and Result>0) then 1, else 0

 $C \leftarrow if (Result > 2^{16} - 1) or$

(Result $< -2^{16}$) then 1, else 0

Description

The sign extended 5-bit value given in the instruction is subtracted from the 16-bit word in GPR[Ra] and the status flags are updated without saving the result.

4.15 AND

Logical AND

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	0	0	0	0		Rd			Ra			Rb		X	X	

Syntax

AND Rd, Ra, Rb

eg. AND R5, R3, R2

Operation

 $\mathrm{Rd} \leftarrow \mathrm{Ra} \; \mathtt{AND} \; \mathrm{Rb}$

 $N \leftarrow if (Result < 0) then 1, else 0$

 $Z \leftarrow if (Result = 0) then 1, else 0$

 $V \leftarrow UNPREDICTABLE$

 $\mathbf{C} \leftarrow \mathbf{UNPREDICTABLE}$

Description

The logical AND of the 16-bit words in GPR[Ra] and GPR[Rb] is performed and the result is placed into GPR[Rd].

4.16 OR Logical OR

Format

	14											
1	0	0	0	1	Rd		Ra		Rb	X	X	

Syntax

OR Rd, Ra, Rb

eg. OR R5, R3, R2

Operation

 $\mathrm{Rd} \leftarrow \mathrm{Ra} \; \mathtt{OR} \; \mathrm{Rb}$

 $N \leftarrow if (Result < 0) then 1, else 0$

 $Z \leftarrow if (Result = 0) then 1, else 0$

 $V \leftarrow UNPREDICTABLE$

 $\mathbf{C} \leftarrow \mathbf{UNPREDICTABLE}$

Description

The logical OR of the 16-bit words in GPR[Ra] and GPR[Rb] is performed and the result is placed into GPR[Rd].

4.17 XOR

Logical XOR

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	1	1	-	Rd			Ra			Rb		X	X

Syntax

XOR Rd, Ra, Rb

eg. XOR R5, R3, R2

Operation

 $\mathrm{Rd} \leftarrow \mathrm{Ra} \; \mathtt{XOR} \; \mathrm{Rb}$

 $N \leftarrow if (Result < 0) then 1, else 0$

 $Z \leftarrow if (Result = 0) then 1, else 0$

 $V \leftarrow UNPREDICTABLE$

 $\mathbf{C} \leftarrow \mathbf{UNPREDICTABLE}$

Description

The logical XOR of the 16-bit words in GPR[Ra] and GPR[Rb] is performed and the result is placed into GPR[Rd].

4.18 NOT

Logical NOT

Format

	14												
1	0	0	1	0	Rd		Ra	X	X	X	X	X	

Syntax

NOT Rd, Ra

eg. NOT R5, R3

Operation

 $\mathrm{Rd} \leftarrow \mathtt{NOT} \ \mathrm{Ra}$

 $N \leftarrow if (Result < 0) then 1, else 0$

 $Z \leftarrow if (Result = 0) then 1, else 0$

 $V \leftarrow UNPREDICTABLE$

 $\mathbf{C} \leftarrow \mathbf{UNPREDICTABLE}$

Description

The logical NOT of the 16-bit word in GPR[Ra] is performed and the result is placed into GPR[Rd].

4.19 NAND

Logical NAND

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	1	0	-	Rd			Ra			Rb		X	X

Syntax

NAND Rd, Ra, Rb

eg. NAND R5, R3, R2

Operation

 $Rd \leftarrow Ra \text{ NAND } Rb$

 $N \leftarrow if (Result < 0) then 1, else 0$

 $Z \leftarrow if (Result = 0) then 1, else 0$

 $V \leftarrow UNPREDICTABLE$

 $\mathbf{C} \leftarrow \mathbf{UNPREDICTABLE}$

Description

The logical NAND of the 16-bit words in GPR[Ra] and GPR[Rb] is performed and the result is placed into GPR[Rd].

4.20 NOR

Logical NOR

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	1	1	-	Rd			Ra			Rb		X	X

Syntax

NOR Rd, Ra, Rb

eg. NOR R5, R3, R2

Operation

 $\mathrm{Rd} \leftarrow \mathrm{Ra} \; \mathtt{NOR} \; \mathrm{Rb}$

 $N \leftarrow if (Result < 0) then 1, else 0$

 $Z \leftarrow if (Result = 0) then 1, else 0$

 $V \leftarrow UNPREDICTABLE$

 $\mathbf{C} \leftarrow \mathbf{UNPREDICTABLE}$

Description

The logical NOR of the 16-bit words in GPR[Ra] and GPR[Rb] is performed and the result is placed into GPR[Rd].

4.21 LSL

Logical Shift Left

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1		Rd			Ra		0		im	m4	

Syntax

LSL Rd, Ra, #imm4

eg. LSL R5, R3, #7

Operation

 $Rd \leftarrow Ra << \#imm4$

 $N \leftarrow if (Result < 0) then 1, else 0$

 $Z \leftarrow if (Result = 0) then 1, else 0$

 $V \leftarrow UNPREDICTABLE$

 $\mathbf{C} \leftarrow \mathbf{UNPREDICTABLE}$

Description

The 16-bit word in GPR[Ra] is shifted left by the 4-bit amount specified in the instruction, shifting in zeros, and the result is placed into GPR[Rd].

4.22 LSR

Logical Shift Right

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	1	1	0	1		Rd			Ra		0		im	m4		

Syntax

LSR Rd, Ra, #imm4

eg. LSR R5, R3, #7

Operation

 $Rd \leftarrow Ra >> \#imm4$

 $N \leftarrow if (Result < 0) then 1, else 0$

 $Z \leftarrow if (Result = 0) then 1, else 0$

 $V \leftarrow UNPREDICTABLE$

 $C \leftarrow UNPREDICTABLE$

Description

The 16-bit word in GPR[Ra] is shifted right by the 4-bit amount specified in the instruction, shifting in zeros, and the result is placed into GPR[Rd].

4.23 ASR

Arithmetic Shift Right

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	0		Rd			Ra		0		im	m4	

Syntax

ASR Rd, Ra, #imm4

eg. ASR R5, R3, #7

Operation

 $Rd \leftarrow Ra >>> \#imm4$

 $N \leftarrow if (Result < 0) then 1, else 0$

 $Z \leftarrow if (Result = 0) then 1, else 0$

 $V \leftarrow UNPREDICTABLE$

 $C \leftarrow UNPREDICTABLE$

Description

The 16-bit word in GPR[Ra] is shifted right by the 4-bit amount specified in the instruction, shifting in the sign bit of Ra, and the result is placed into GPR[Rd].

4.24 LDW Load Word

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0		Rd			Ra			iı	mm	5	

Syntax

LDW Rd, [Ra, #imm5]

eg. LDW R5, [R3, #7]

Operation

 $Rd \leftarrow Mem[Ra + \#imm5]$

 $N \leftarrow N$

 $\mathbf{Z} \leftarrow \mathbf{Z}$

 $V \leftarrow V$

 $C \leftarrow C$

Description

Data is loaded from memory at the resultant address from addition of GPR[Ra] and the 5-bit immediate value specified in the instruction, and the result is placed into GPR[Rd].

Addressing Mode: Base Plus Offset.

4.25 STW Store Word

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0		Rd			Ra			i	mm	5	

Syntax

STW Rd, [Ra, #imm5]

eg. STW R5, [R3, #7]

Operation

 $\text{Mem}[\text{Ra} + \#\text{imm5}] \leftarrow \text{Rd}$

 $N \leftarrow N$

 $Z \leftarrow Z$

 $\mathbf{V} \leftarrow \mathbf{V}$

 $C \leftarrow C$

Description

Data in GPR[Rd] is stored to memory at the resultant address from addition of GPR[Ra] and the 5-bit immediate value specified in the instruction.

Addressing Mode: Base Plus Offset.

4.26 LUI

Load Upper Immediate

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	0	0		Rd					im	m8			

Syntax

LUI Rd #imm8

eg. LUI R5, #93

Operation

 $Rd \leftarrow \{\#imm8, 0\}$

 $N \leftarrow N$

 $\mathbf{Z} \leftarrow \mathbf{Z}$

 $V \leftarrow V$

 $\mathbf{C} \leftarrow \mathbf{C}$

Description

The 8-bit immediate value provided in the instruction is loaded into the top half in GPR[Rd], setting the bottom half to zero.

4.27 LLI

Load Lower Immediate

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	0	1		Rd					im	m8			

Syntax

LLI Rd #imm8

eg. LLI R5, #93

Operation

 $Rd \leftarrow \{Rd[15:8], \#imm8\}$

 $N \leftarrow N$

 $\mathbf{Z} \leftarrow \mathbf{Z}$

 $V \leftarrow V$

 $\mathbf{C} \leftarrow \mathbf{C}$

Description

The 8-bit immediate value provided in the instruction is loaded into the bottom half in GPR[Rd], leaving the top half unchanged.

4.28 BR

Branch Always

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	0	0				im	m8			

Syntax

BR LABEL

eg. BR .loop

Operation

$$PC \leftarrow PC + \#imm8$$

$$N \leftarrow N$$

$$Z \leftarrow Z$$

$$V \leftarrow V$$

$$C \leftarrow C$$

Description

Unconditionally branch to the resultant address from addition of PC and the 8-bit immediate value specified in the instruction. LABEL can be both a symbolic name or a numeric value, and is capable of jumping forwards or backwards.

Addressing Mode: PC Relative.

4.29 BNE

Branch If Not Equal

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	1	1	0				im	m8			

Syntax

BNE LABEL

eg. BNE .loop

Operation

if (z=0)
$$PC \leftarrow PC + \#imm8$$

$$N \leftarrow N$$

$$Z \leftarrow Z$$

$$V \leftarrow V$$

$$C \leftarrow C$$

Description

Conditionally branch to the resultant address from addition of PC and the 8-bit immediate value specified in the instruction if zero status flag (Z) equals zero. LABEL can be both a symbolic name or a numeric value, and is capable of jumping forwards or backwards.

Addressing Mode: PC Relative.

4.30 BE

Branch If Equal

Format

_]	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	1	1	0	1	1	1				im	m8			

Syntax

BE LABEL

eg. BE .loop

Operation

if (z=1) PC
$$\leftarrow$$
 PC + $\#imm8$

$$N \leftarrow N$$

$$Z \leftarrow Z$$

$$V \leftarrow V$$

$$C \leftarrow C$$

Description

Conditionally branch to the resultant address from addition of PC and the 8-bit immediate value specified in the instruction if zero status flag (Z) equals one. LABEL can be both a symbolic name or a numeric value, and is capable of jumping forwards or backwards.

4.31 BLT

Branch If Less Than

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	1	0	0				im	m8			

Syntax

BLT LABEL

eg. BLT .loop

Operation

if (n&!v OR !n&v) PC \leftarrow PC + #imm8

 $N \leftarrow N$

 $Z \leftarrow Z$

 $V \leftarrow V$

 $C \leftarrow C$

Description

Conditionally branch to the resultant address from addition of PC and the 8-bit immediate value specified in the instruction if negative status flag and overflow status flag are not equivalent. LABEL can be both a symbolic name or a numeric value, and is capable of jumping forwards or backwards.

4.32 BGE

Branch If Greater Than Or Equal

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	1	0	1				im	m8			

Syntax

BGE LABEL

eg. BGE .loop

Operation

if (n&v OR !n&!v) PC \leftarrow PC + #imm8

 $N \leftarrow N$

 $Z \leftarrow Z$

 $V \leftarrow V$

 $C \leftarrow C$

Description

Conditionally branch to the resultant address from addition of PC and the 8-bit immediate value specified in the instruction if negative status flag and overflow status flag are equivalent. LABEL can be both a symbolic name or a numeric value, and is capable of jumping forwards or backwards.

4.33 BWL

Branch With Link

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	1	1				im	m8			

Syntax

BWL LABEL

eg. BWL .loop

Operation

$$LR \leftarrow PC + 1; PC \leftarrow PC + \#imm8$$

$$N \leftarrow N$$

$$Z \leftarrow Z$$

$$V \leftarrow V$$

$$C \leftarrow C$$

Description

Save the current program counter (PC) value plus one to the link register. Then unconditionally branch to the resultant address from addition of PC and the 8-bit immediate value specified in the instruction. LABEL can be both a symbolic name or a numeric value, and is capable of jumping forwards or backwards.

4.34 RET Return

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	1	0				im	m8			

Syntax

RET eg. RET

Operation

 $\mathrm{PC} \leftarrow \mathrm{LR}$

 $N \leftarrow N$

 $\mathbf{Z} \leftarrow \mathbf{Z}$

 $V \leftarrow V$

 $\mathbf{C} \leftarrow \mathbf{C}$

 ${\bf Description}$

Unconditionally branch to the address stored in the link register (LR).

Addressing Mode: Register-Indirect.

4.35 JMP Jump

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	0	1				im	m8			

Syntax

JMP Ra, #imm5

eg. JMP R3, #7

Operation

$$PC \leftarrow Ra + \#imm5$$

$$N \leftarrow N$$

$$\mathbf{Z} \leftarrow \mathbf{Z}$$

$$V \leftarrow V$$

$$\mathbf{C} \leftarrow \mathbf{C}$$

Description

Unconditionally jump to the resultant address from the addition of GPR[Ra] and the 5-bit immediate value specified in the instruction.

Addressing Mode: Base Plus Offset.

4.36 PUSH

Push From Stack

Format

		13											
0	1	0	0	1	L	X	X	Ra	0	0	0	0	1

Syntax

PUSH Ra PUSH LR eg. PUSH R3 eg. PUSH LR

Operation

 $\text{Mem[R7]} \leftarrow \text{reg; R7} \leftarrow \text{R7 - 1}$

 $N \leftarrow N$

 $Z \leftarrow Z$

 $V \leftarrow V$

 $C \leftarrow C$

Description

'reg' corresponds to either a GPR or the link register, the contents of which are stored to the stack using the address stored in the stack pointer (R7). Then Decrement the stack pointer by one.

Addressing Modes: Register-Indirect, Postdecrement.

4.37 POP

Pop From Stack

Format

		13											
0	0	0	0	1	L	X	X	Ra	0	0	0	0	1

Syntax

POP Ra POP LR eg. POP R3 eg. POP LR

Operation

$$R7 \leftarrow R7 + 1; \, \text{Mem[R7]} \leftarrow \text{reg};$$

$$\mathbf{N} \leftarrow \mathbf{N}$$

$$Z \leftarrow Z$$

$$V \leftarrow V$$

$$C \leftarrow C$$

Description

Increment the stack pointer by one. Then 'reg' corresponds to either a GPR or the link register, the contents of which are retrieved from the stack using the address stored in the stack pointer (R7).

Addressing Modes: Register-Indirect, Preincrement.

4.38 RETI

Return From Interrupt

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	1	0	0	0	1	1	1	X	X	X	X	X

Syntax

RETI

eg. RETI

Operation

 $PC \leftarrow \text{Mem[R7]}$

 $N \leftarrow N$

 $Z \leftarrow Z$

 $\mathbf{V} \leftarrow \mathbf{V}$

 $C \leftarrow C$

Description

Restore program counter to its value before interrupt occured, which is stored on the stack, pointed to be the stack pointer (R7). This must be the last instruction in an interrupt service routine.

Addressing Mode: Register-Indirect.

4.39 ENAI

Enable Interrupts

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	1	0	0	1	0	0	1	1	1	1	X	X	X	X	X	

Syntax

ENAI

eg. ENAI

Operation

Set Interrupt Enable Flag

$$N \leftarrow N$$

$$\mathbf{Z} \leftarrow \mathbf{Z}$$

$$V \leftarrow V$$

$$\mathbf{C} \leftarrow \mathbf{C}$$

Description

Turn on interrupts by setting interrupt enable flag to true (1).

4.40 **DISI**

Disable Interrupts

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	1	0	0	1	0	1	0	1	1	1	X	X	Χ	X	X	

Syntax

DISI eg. DISI

Operation

Reset Interrupt Enable Flag

 $N \leftarrow N$

 $\mathbf{Z} \leftarrow \mathbf{Z}$

 $V \leftarrow V$

 $\mathbf{C} \leftarrow \mathbf{C}$

Description

Turn off interrupts by setting interrupt enable flag to false (0).

4.41 STF

Store Status Flags

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	1	0	1	1	1	1	1	X	X	X	X	X

Syntax

STF

eg. STF

Operation

$$\mathrm{Mem}[R7] \leftarrow \{12\text{-bit }0,\,Z,\,C,\,V,\,N\};\,R7 \leftarrow R7 - 1;$$

$$N \leftarrow N$$

$$\mathbf{Z} \leftarrow \mathbf{Z}$$

$$V \leftarrow V$$

$$C \leftarrow C$$

Description

Store contents of status flags to stack using address held in stack pointer (R7). Then decrement the stack pointer (R7) by one.

Addressing Modes: Register-Indirect, Postdecrement.

4.42 LDF

Load Status Flags

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	1	0	0	1	1	0	0	1	1	1	X	X	X	X	X	

Syntax

LDF

eg. LDF

Operation

$$R7 \leftarrow R7 + 1$$

 $N \leftarrow \text{Mem}[R7][0]$

 $Z \leftarrow \text{Mem}[R7][3]$

 $V \leftarrow \text{Mem[R7][1]}$

 $C \leftarrow \text{Mem}[R7][2]$

Description

Increment the stack pointer (R7) by one. Then load content of status flags with lower 4 bits of value retrieved from stack using address held in stack pointer (R7).

 ${\bf Addressing\ Modes:\ Register\text{-}Indirect,\ Preincrement.}$

5 Programming Tips

Lorem Ipsum...

6 Assembler

The current instruction set architecture includes an assembler for converting assembly language into hex. This chapter outlines the required formatting and available features of this assembler.

6.1 Instruction Formatting

Each instruction must be formatted using the following syntax, here "[...]" indicates an optional field:

```
[.LABELNAME] MNEMONIC, OPERANDS, ..., :[COMMENTS]
eg. .loop ADDI, R5, R3, #5 :Add 5 to R3
```

Comments may be added by preceding them with either: or;

Accepted general purpose register values are: R0, R1, R2, R3, R4, R5, R6, R7, SP. These can be upper or lower case and SP is equivalently evaluated to R7.

Branch instructions take a symbolic reference to the destination. Each type of branch supports moving up to 127 lines forward, or 128 lines backwards. But if a branch is over this limitation, the assembler will automatically create additional instructions to enable greater distances. Each additional branch added will cause two more lines of code to be added to the outputted file.

All label names must begin with a '.' while .ISR/.isr and .define are special cases used for the interrupt service routine and variable definitions respectively.

Instruction-less or comments only lines are allowed within the assembly file.

Special Case Label

The .ISR/.isr label is reserved for the interrupt service routine and may be located anywhere within the file but must finish with a 'RETI' instruction. Branches may occur within the ISR, but are not allowed into this service routine with the exception of a return from a separate subroutine. As a result of the positioning of the ISR, any stack initialization must occur within the first 10 lines of main program code since jumping over the ISR requires use of the stack. If not initialized, the default address of the stack pointer is 2047.

6.2 Assembler Directives

Symbolic label names are supported for branch-type instructions. Following the previous syntax definition for '.LABELNAME', they can be used instead of numeric branching provided they branch no further than the maximum distance allowed for the instruction used. Definitions are supported by the assembler. They are used to assign meaningful names to the GPRs to aid with programming. Definitions can occur at any point within the file and create a mapping from that point onwards. Different names can be assigned to the same register, but only one is valid at a time.

The accepted syntax for definitions is:

.define NAME REGISTER

6.3 Running The Assembler

The assembler is a python executable and is run by typing "./assemble.py". Alternatively, the assembler can be placed in a folder on the users path and executed by running "assemble.py". It supports Python versions 2.4.3 to 2.7.3. A help prompt is given by the script if the usage is not correct, or given a -h or --help argument.

By default, the script will output the assembled hex to a file with the same name, but with a '.hex' extension in the same directory. The user can specify a different file to use by using a -o filename.hex or --output=filename.hex argument to the script. The output file can also be a relative or absolute path to a different directory.

The full usage for the script is seen in listing 1. This includes the basic rules for writing the assembly language and a version log.

Listing 1: Assembler help prompt

```
$> assemble.py
  Usage: assemble.py [-o outfile] input
    -Team R4 Assembler Help---
        -Version:
   1 (CMPI addition onwards)
   2 (Changed to final ISA, added special case I's and error
     checking
   3 (Ajr changes - Hex output added, bug fix)
   4 (Added SP symbol)
   5 (NOP support added, help added) UNTESTED
   6 (Interrupt support added [ENAI, DISI, RETI])
   7 (Checks for duplicate Labels)
   8 (Support for any ISR location & automated startup code entry)
13
   9 (Support for .define)
  10 (Changed usage)
   Current is most recent iteration
  Commenting uses : or ;
  Labels start with '.': SPECIAL .ISR/.isr-> Interrupt Service
     Routine)
                          SPECIAL .define -> define new name for
19
     General Purpose Register, .define NAME R0-R7/SP
  Instruction Syntax: .[LABELNAME] MNEUMONIC, OPERANDS, ..., :[
     COMMENTS]
  Registers: R0, R1, R2, R3, R4, R5, R6, R7—SP
  Branching: Symbolic and Numeric supported
23
  Notes:
24
   Input files are assumed to end with a .asm extension
   Immediate value sizes are checked
   Instruction-less lines allowed
   .ISR may be located anywhere in file
   . define may be located anywhere, definition valid from location
      in file onwards, may replace existing definitions
30
31
  Options:
32
33
    -h, --help
                           show this help message and exit
    -o FILE, --output=FILE
34
                           output file for the assembled output
35
```

6.4 Error Messages

Code	Description					
ERROR1	OR1 Instruction mneumonic is not recognized					
ERROR2	ROR2 Register code within instruction is not recognized					
ERROR3	Branch condition code is not recognised					
ERROR4	OR4 Attempting to branch to undefined location					
ERROR5	ROR5 Instruction mneumonic is not recognized					
ERROR6	Attempting to shift by more than 16 or perform a negative shift					
ERROR7	Magnitude of immediate value for ADDI, ADCI, SUBI, SUCI, LDW or STW is too large					
ERROR8	Magnitude of immediate value for CMPI or JMP is too large					
ERROR9	Magnitude of immediate value for ADDIB, SUBIB, LUI or LLI is too large					
ERROR10	Attempting to jump more than 127 forward or 128 backwards					
ERROR11	Duplicate symbolic link names					
ERROR12	Illegal branch to ISR					
ERROR13	Multiple ISRs in file					
ERROR14	Invalid formatting for .define directive					

7 Programs

Every example program in this section uses R7 as a stack pointer which is initialised to the by the program to 0x07D0 using the LUI and LLI instructions. The testbench contains an area of an area of memory with 2048 locations and memory mapped deices. 16 switches at location 0x0800, 16 LEDs at location 0x0801 and a serial io device which can be read from location 0xA000 and has a control register at location 0xA001.

7.1 Multiply

The code for the multiply program is held in Appendix A.1 listing 7. A sixteen bit number is read from input switches, split in to lower and upper bytes which are then multiplied. The resulting sixteen bit word is written to the LEDs before reaching a terminating loop. Equation (1) formally describes the algorithm disregarding physical limitations.

$$A = M \times Q = \sum_{i=0}^{\infty} 2^{i} M_{i} Q \text{ where } M_{i} \in \{0, 1\}$$
 (1)

The subroutine operation is described using C in listing 2. If the result is greater than or equal to 2¹⁶ the subroutine will fail and return zero. The lowest bit of the multiplier controls the accumulator and the overflow check. The multiplier is shifted right and the quotient is shifted left at every iteration. An unconditional branch is used to keep the algorithm in a while loop. The state of the multiplier is compared at every iteration against zero when the algorithm is finished. As size of the multiplier controls the number of iterations a comparison is made on entry to use the smallest operand.

Listing 2: Multiply Subroutine

```
uint16_t multi(uint16_t op1, op2){
       uint16_t A,M,Q;
      A = 0;
                                      // Make M small, less loops
       if(op1 < op2){
          M = op1; Q = op2;
           M = op2; Q = op1;
       while (1) {
                                      // No loop counter
           if (M & 0x0001) {
                                      // LSb
               A = A + Q;
11
               if(A > 0xFFFF)
                                      // Using carry flag
12
                                      // Overflow - fail
                    return 0;
                }
15
           M = M >> 1;
16
           if(0 == M) \{
17
                                      // Finished - pass
               return A;
19
           if (Q & 0x8000) {
20
                                      // Q >= 2^16 - fail
                return 0:
21
22
```

```
Q = Q << 1;
Q = Q << 1;
Q = Q << 1;
```

7.2 Factorial

The code for the factorial program is held in Appendix A.2 listing 8. It is possible to calculate the factorial of any integer value between 0 and 8 inclusive. The subroutine is called which in turn calls the multiply subroutine discussed in section 7.1. The factorial subroutine does no parameter checking but the multiply code does so if overflow does occur zero is propagated and returned; zero is not a possible factorial. The result is calculated recursively as described using C in listing 3. Large values can cause stack overflow the main body of code makes sure inputs, read from the switches, are sufficiently small.

Listing 3: Recursive Factorial Subroutine

7.3 Random

The code for the random program is held in Appendix A.3 listing 9. A random series of numbers is achieved by simulating the 16 bit linear feedback shift register in Figure 1. This produces a new number every 16 sixteen clock cycles so in this case a simulation subroutine is called 16 times. A seed taken from switches and passed to the first subroutine call via the stack is altered and passed to the next subroutine call. No more stack operations are performed. A load from the stack pointer is used write a new random number to LEDs. All contained within an unconditional branch but a loop counter is used control write and reset.

A two input XOR gate is simulated using the XOR operation along with shifting to compare bits in different locations. Bits 2 and 4 are used as inputs so a logical shift left by two is used to align them at the bit 4 position.




Figure 1: 16 Bit Linear Feedback Shift Register.

Maybe change to IEEE symbols if we have time, AJR: we still have the eagle d-types but I think it would look a bit messy

Masking the output value is used feedback to the top bit. This is described using C in listing 4.

Listing 4: Linear Feedback Shift Register Subroutine

7.4 Interrupt

The code for the interrupt program is held in Appendix A.4 listing 10. This is the most complex example and makes use of both the multiply and factorial subroutines in sections 7.1 and 7.2 respectively. The interrupt services the serial device by writing data to a 4 byte circular buffer. A main program check to see if data is in the buffer then and if so calculates the factorial writing the result to the LEDs. The buffer is purposefully small to test overflow.

Listing 5: Serial Device Interrupt Service Request

```
\frac{1}{\text{#define TOP}} 0x0206
```

```
2 #define BOTTOM 0x0202
3 #define WRITE
                    0x0201
4 #define READ
                    0x0200
5 #define SERIAL 0xA000
  isr(){
      uint16_t data, readPtri, writePtr;
      asm("DISI");
                                     // critical op
      data = read(SERIAL);
      asm("ENAI");
                                     // nested ints
      readPtr = read(READ);
      writePtr = read (WRITE);
13
      if(((readPtr-1) = writePtr)
           (readPtr == BOTTOM)
15
           (writePtr = (TOP-1))
                                          ) {
16
                                     // full, don't write
           asm("RETI");
17
      if (readPtr == BOTTOM)
19
      write (readPtr, data);
                                     // write to buffer
20
      writePtr++;
21
      if (writePtr == TOP) {
           writePtr = BOTTOM;
23
      } else {
           writePtr++;
25
      write(WRITE, writePtr);
2.7
      asm("RETI")
28
29
30
  void main(){
31
      uint16_t readPtr, writePtri, data;
32
      do{
33
           readPtr = read(READ);
34
           writePtr = read(WRITE);
35
      } while (readPtr == writePtr)
36
      data = read(readPtr)
37
38
      fact();
39
  }
40
```

8 Simulation

8.1 Running the simulations

A register window could also be done for this section too

Sim.py needs a fair bit of change. If we have time, this could be altered to use Iains dir structure. This section highlights how to use his script and our assembler.

Before the simulator is invoked, the assembler should be run. This is discussed in section 6.3. It can be done from within the programs directory (/design/fcde/verilog/programs) by running, for example, assemble.py multiply

The script "simulate" is an executable shell script. It is run from the terminal in the directory <code>/design/fcde/verilog</code>. This supports running simulations of a full verilog model, cross simulation and a fully extracted simulation. Usage is as follows:

./simulate type program [definitions]

The 'type' can be one of the following: behavioural, mixed, extracted. 'Program' is a relative path to the assembled hex file, usually located in the programs folder. Extra definitions can also be included to set the switch value or serial data input.

The serial data file used is located in the programs directory. This is a hex file with white space separated values of the form "time data". The data is then sent at the time to the processor by the serial module. An example serial data hex file is shown in listing 6.

Listing 6: Example serial data file

Below is a complete list of commands to run all programs on all versions of the processor. 'Number' is a user defined decimal value to set the switches.

- ./assembler/assemble.py programs/multiply.asm ./simulate behavioural programs/multiply.hex +define+switch_value=number
- ./assembler/assemble.py programs/multiply.asm ./simulate mixed programs/multiply.hex +define+switch_value=number
- ./assembler/assemble.py programs/multiply.asm ./simulate extracted programs/multiply.hex +define+switch_value=number
- ./assembler/assemble.py programs/random.asm ./simulate behavioural programs/random.hex +define+switch_value=number
- ./assembler/assemble.py programs/random.asm ./simulate mixed programs/random.hex +define+switch_value=number
- ./assembler/assemble.py programs/random.asm ./simulate extracted programs/random.hex +define+switch_value=number
- ./assembler/assemble.py programs/factorial.asm ./simulate behavioural programs/factorial.hex +define+switch_value=number
- ./assembler/assemble.py programs/factorial.asm ./simulate mixed programs/factorial.hex +define+switch_value=number
- ./assembler/assemble.py programs/factorial.asm ./simulate extracted programs/factorial.hex +define+switch_value=number
- ./assembler/assemble.py programs/interrupt.asm ./simulate behavioural programs/interrupt.hex programs/serial_data.hex
- ./assembler/assemble.py programs/interrupt.asm ./simulate mixed programs/interrupt.hex programs/serial_data.hex

Table 1: Clock cycles required for each program to run

Make these more accurate when AJR has finished playing around

Program	Clock Cycles
Multiply	900
Factorial	6000
Random	
Interrupt	30000

• ./assembler/assemble.py programs/interrupt.asm ./simulate extracted programs/interrupt.hex programs/serial_data.hex

A scan path simulation can also be run. This is done by running ncverilog -sv +gui +ncaccess+r stimulus.sv opcodes.svh cpu.sv for a GUI or ncverilog -sv stimulus.sv opcodes.svh cpu.sv -exit for a command line simulation. This test pulses a signal on the SDI line, and verifies a pulse is seen on the output. The clock cycles, and therefore the number of registers, are counted and reported upon success of the simulation.

The number of clock cycles for each program to fully run is shown in table 1. Factorial run time is given for an input of 8 and is the worst case. Interrupt is dependant on the serial data input and the time is given for the serial data file mentioned above.

A dissembler is also implemented in System Verilog to aid debugging. It is an ASCII formatted array implemented at the top level of the simulation. It is capable of reading the instruction register with in the design, and reconstructing the assembly language of the instruction and is supported in behavioural, mixed and extracted simulations. It will show the opcode, register addresses and immediate values. It is automatically included by the TCL script. The TCL script also opens a waveform window and adds important signals.

A Code Listings

All code listed in this section is passed to the assembler as is and has been verified using the final design of the processor.

A.1 Multiply

Listing 7: multiply.asm

```
ADDIB R0,#0
           ADDIB R0,#0
2
           ADDIB R0,#0
           ADDIB R0, \#0
           ADDIB R0,#0
           ADDIB R0, \#0
           ADDIB R0,#0
           ADDIB R0,#0
           ADDIB R0,#0
           ADDIB R0, \#0
           ADDIB R0, \#0
           ADDIB R0, \#0
12
           ADDIB R0, \#0
13
           ADDIB R0,#0
14
           ADDIB R0, \#0
15
           ADDIB R0,#0
           ADDIB R0,#0
17
           ADDIB R0,#0
18
           LUI
                    SP, #7
                                   ; Init SP
19
           LLI
                    SP, #208
20
                    R3, #8
           LUI
                                   ; SWs addr
21
           LLI
                    R3, #0
22
                    R0, [R3, \#0]
                                   ; READ SWs
23
           LDW
           LUI
                    R1, #0
           LLI
                    R1, #255
                                   ; 0x00FF in R1
25
           AND
                    R1, R0, R1
                                   ; Lower byte SWs in R1
26
           LSR
                    R0, R0, #8
                                   ; Upper byte SWs in R0
27
           PUSH
                    R0
                                     Op1
                                   ; Op2
           PUSH
                    R1
29
           SUB
                    R2, R2, R2
                                     Zero required
30
           PUSH
                    R2
                                     Place holder is zero
31
           BWL
                                     Run Subroutine
                     .multi
32
           POP
                                    Result
                    R1
33
           ADDIB
                    SP, #2
                                   ; Duummy pop
34
           ADDIB
                    R3, #1
                                     Address of LEDS
35
```

```
R1, [R3, #0]
                                    ; Result on LEDS
           STW
36
           BR
                                    ; Finish loop
  .end
                     .end
  .multi
           PUSH
                     R0
38
           PUSH
                     R1
39
           PUSH
                     R2
40
           PUSH
                     R3
41
           PUSH
                     R4
42
           PUSH
                     R5
43
           PUSH
                     R6
44
           LDW
                     R0, [SP, #8]
                                    ; R0 - Multiplier
45
           LDW
                     R1, [SP, #9]
                                    ; R1 - Quotient
46
           CMP
                     R0,R1
47
           BLT
                     .nSw
                                    ; Branch if M < Q
48
           ADDI
                     R2, R1, \#0
                                    ; Make M the smallest
49
           ADDI
                     R1\,,R0,\#0
50
           ADDI
                     R0, R2, \#0
51
  .nSw
           SUB
                     R2, R2, R2
                                    ; R2 - Accumulator
52
                                    R3 - 0x0001
           ADDI
                     R3, R2, #1
           LUI
                                    R4 - 0x8000
                     R4, #128
54
           LLI
                     R4, #0
55
           AND
                     R6, R0, R3
  .mloop
                                    ; R6 - Cmp var
           CMPI
                     R6, #1
57
                     .nAcc
           BNE
58
           SUB
                     R3, R3, R3
59
           ADD
                     R2, R2, R1
                                    ; A = A + Q
           ADCI
                     R3, R3, #1
61
           CMPI
                     R3, #2
62
           BE
                      .fail
                                    ; OV
63
                     R0, R0, #1
  .nAcc
           LSR
                                    M = M >> 1
64
           CMPI
                     R0,#0
65
           BE
                     .done
66
           AND
                     R5, R4, R1
67
           CMPI
                     R5,#0
68
           BNE
                      .fail
69
                                    ; Q = Q << 1
           LSL
                     R1, R1, #1
70
           BR
                     .mloop
71
72
  .done
           STW
                     R2, [SP, #7]
                                    ; Res on stack frame
           POP
                     R6
73
           POP
                     R5
74
           POP
                     R4
75
           POP
                     R3
76
           POP
                     R2
77
           POP
                     R1
78
           POP
                     R0
79
           RET
80
```

A.2 Factorial

Listing 8: factorial.asm

```
ADDIB R0, \#0
           ADDIB R0,#0
           ADDIB R0, \#0
           ADDIB R0, \#0
           ADDIB R0,#0
           ADDIB R0, \#0
           ADDIB R0,#0
           ADDIB R0, \#0
           ADDIB R0,#0
           ADDIB R0,#0
10
           ADDIB R0,#0
11
           ADDIB R0,#0
12
           ADDIB R0,#0
13
           ADDIB R0, \#0
14
           ADDIB R0, \#0
15
           ADDIB R0, \#0
16
           ADDIB R0,#0
17
           ADDIB R0, \#0
18
                     R7, #7
           LUI
           LLI
                     R7, #208
20
           LUI
                     R0, #8
                                    ; Address in R0
21
           LLI
                     R0, #0
22
                     R1, [R0, #0]
           LDW
                                   ; Read switches into R1
23
           PUSH
                     R1
                                    ; Pass para
24
           BWL
                     .fact
                                   ; Run Subroutine
25
           POP
                     R3
                                    ; Para overwritten with result
26
27
           ADDIB
                     R0, #1
                                   ; Result on LEDS
           STW
                     R3, [R0, #0]
28
                                       finish loop
29
  .end
           BR
                     .end
           PUSH
                     R0
  .\,f\,a\,c\,t
30
           PUSH
                     R1
31
           PUSH
                     LR
32
           LDW
                     R1, [SP, #3]
                                   ; Get para
33
           ADDIB
                     R1,\#0
34
                                        ; 0! = 1
           BE
                     .retOne
35
           SUBI
                     R0, R1, #1
36
           PUSH
                     R0
                                    ; Pass para
37
```

```
BWL
                      .fact
                                     ; The output remains on the stack
38
            PUSH
                                       Pass para
                      R1
39
            SUBIB
                      SP,#1
                                     ; Placeholder
40
            BWL
                      .multi
41
                                     ; Get res
            POP
                      R1
42
            ADDIB
                      SP, #2
                                     ; pop x 2
43
            STW
                      R1, [SP, #3]
44
            POP
                      LR
45
            POP
                      R1
46
            POP
                      R0
47
            RET
48
  .retOne ADDIB
                                     ; Avoid jump checking
                      R1, #1
49
            STW
                      R1, [SP, #3]
50
            POP
                      LR
51
            POP
                      R1
52
            POP
                      R0
53
            RET
54
            PUSH
  .multi
                      R0
55
            PUSH
                      R1
56
            PUSH
                      R2
57
            PUSH
                      R3
58
            PUSH
                      R4
59
            PUSH
                      R5
60
            PUSH
                      R6
61
            LDW
                      R0, [SP, #8]
                                     ; R0 - Multiplier
62
            LDW
                      R1, [SP, #9]
                                     ; R1 - Quotient
63
            CMP
                      R0, R1
64
            \operatorname{BLT}
                      .nSw
                                     ; Branch if M < Q
65
            ADDI
                      R2, R1, \#0
                                     ; Make M the smallest
66
            ADDI
                      R1, R0, \#0
67
            ADDI
                      R0, R2, \#0
68
  .nSw
            SUB
                      R2, R2, R2
                                     ; R2 - Accumulator
69
            ADDI
                      R3, R2, #1
                                     R3 - 0x0001
70
            LUI
                                     R4 - 0x8000
                      R4, #128
71
            LLI
                      R4, \#0
72
            AND
                      R6, R0, R3
                                     ; R6 - Cmp var
  .mloop
73
74
            CMPI
                      R6, #1
            BNE
                      .\,\mathrm{nAcc}
75
            SUB
                      R3, R3, R3
76
                      R2, R2, R1
            ADD
                                     ; A = A + Q
77
            ADCI
                      R3, R3, #1
78
79
            CMPI
                      R3, #2
                                     ; OV
            BE
                      .fail
80
  .nAcc
            LSR
                      R0, R0, #1
                                     M = M >> 1
81
            CMPI
                      R0,#0
82
```

```
BE
                      .done
83
            AND
                     R5, R4, R1
            CMPI
                     R5,#0
85
            BNE
                      . fail
86
                                    ; Q = Q << 1
            LSL
                     R1, R1, #1
87
            BR
                      .mloop
88
  .done
            STW
                     R2, [SP, #7]
                                    ; Res on stack frame
89
            POP
90
                     R6
            POP
                     R5
91
            POP
                     R4
92
            POP
                     R3
93
            POP
                     R2
94
            POP
                     R1
95
            POP
                     R0
96
            RET
97
  .fail
            SUB
                     R2, R2, R2
                                    ; OV - ret 0
98
            BR
                      .done
```

A.3 Random

Listing 9: random.asm

```
ADDIB R0,#0
           ADDIB R0,#0
           ADDIB R0,#0
           ADDIB R0,#0
           ADDIB R0, \#0
           ADDIB R0, \#0
           ADDIB R0,#0
           ADDIB R0,#0
           ADDIB R0,#0
9
           ADDIB R0,#0
10
           ADDIB R0,#0
11
           ADDIB R0,#0
12
           ADDIB R0,#0
13
           ADDIB R0,#0
14
           ADDIB R0,#0
15
           ADDIB R0,#0
16
           ADDIB R0,#0
17
           ADDIB R0,\#0
18
           LUI
                    SP, #7
                                  ; Init SP
19
                    SP, #208
           LLI
20
           LUI
                    R0, #8
                                  ; SW Address in R0
21
           LLI
                    R0,#0
22
```

```
LDW
                     R1, [R0, \#0]
                                    ; Read switches into R1
23
           ADDIB
                     R0,#1
                                    ; Address of LEDS in R0
24
           PUSH
                     R1
25
           SUB
                     R4, R4, R4
                                    ; Reset Loop counter
  .\,r\,e\,s\,e\,t
26
  .loop
           BWL
                     .rand
27
           CMPI
                     R4, #15
28
           BE
                      .write
29
           ADDIB
                                    ; INC loop counter
                     R4, #1
30
           BR
                     .loop
31
                     R1, [SP, #0]
           LDW
                                    ; No pop as re-run
32
  .write
           STW
                     R1, [R0, #0]
                                    ; Result on LEDS
33
           BR
                     .reset
34
                                    ; LFSR Sim
  .rand
           PUSH
                     R0
35
                                    ; Protect regs
           PUSH
                     R1
36
           PUSH
                     R2
37
           LDW
                     R0, [SP, #3]
                                    ; Last reg value
38
           LSL
                                    ; Shift Bit 4 < -2
                     R1, R0, #2
39
           XOR
                                      xor Gate
                     R1,R0,R1
40
           LSR
                                    ; Shifted reg
                     R0, R0, #1
41
           LUI
                     R2,\#0
42
                     R2,#8
            LLI
43
           AND
                     R1, R2, R1
                                    ; Mask off Bit 4
44
                     R1,#0
           CMPI
45
           BNE
                     .done
46
           LUI
                     R1, #128
47
           LLI
                     R1,#0
48
                                    ; or with 0x8000
49
           OR
                     R0, R0, R1
  .done
           STW
                     R0, [SP, #3]
50
           POP
                     R2
51
           POP
                     R1
52
           POP
                     R0
53
           RET
```

A.4 Interrupt

Listing 10: interrupt.asm

```
ADDIB R0,#0
```

```
ADDIB R0, \#0
           ADDIB R0,#0
           ADDIB R0,#0
           ADDIB R0,\#0
11
           ADDIB R0,#0
12
           ADDIB R0, \#0
13
           ADDIB R0,\#0
14
           ADDIB R0, \#0
15
           ADDIB R0,#0
16
           ADDIB R0, \#0
17
           ADDIB R0, \#0
18
           DISI
                                    ; Reset is off anyway
19
           LUI
                     R7, #7
20
            LLI
                     R7\,,\ \#208
21
           LUI
                     R0, #2
                                    ; R0 is read ptr
                                                           0x0200
22
           LLI
                     R0, #0
23
           ADDI
                     R1, R0, #2
                                    0 \times 0202
24
           STW
                     R1, [R0, \#0]
                                    ; Read ptr set to
                                                           0x0202
25
           STW
                                   ; Write ptr set to
                     R1, [R0, #1]
                                                           0x0202
26
           LUI
                     R0, #160
                                    ; Address of Serial control reg
27
           LLI
                     R0,#1
28
           LUI
                     R1,#0
29
           LLI
                     R1, #1
                                    ; Data to enable ints
30
           STW
                     R1, [R0, \#0]
                                   ; Store 0x001 @ 0xA001
31
           ENAI
32
           BR
                     .main
33
  .isr
           DISI
34
           STF
                                    ; Keep flags
35
           PUSH
                     R0
                                    ; Save only this for now
36
           LUI
                     R0, #160
37
           LLI
                     R0, \#0
38
           LDW
                     R0, [R0, \#0]
                                    ; R1 contains read serial data
39
           ENAI
                                    ; Don't miss event
40
           PUSH
                     R1
41
                     R2
           PUSH
42
           PUSH
                     R3
43
           PUSH
                     R4
44
           LUI
                     R1,#2
45
           LLI
                     R1, \#0
46
                     R2, [R1,#0]
           LDW
                                    ; R2 contains read ptr
47
           ADDI
                     R3, R1, #1
48
                                    ; R4 contain the write ptr
49
           LDW
                     R4, [R3, \#0]
           SUBIB
                     R2, #1
                                    ; Get out if W == R - 1
50
           CMP
                     R4, R2
51
           BE
                     .isrOut
52
```

```
ADDIB
                     R2, #1
           LUI
                     R1,#2
            LLI
                     R1,#2
55
                     R2,R1
           CMP
56
           BNE
                     .write
57
                     R1,#3
           ADDIB
58
           CMP
                     R4,R1
59
           BE
                     .isrOut
60
  .write
           STW
                     R0, [R4, #0]
                                   ; Write to buffer
61
                     R4, #1
           ADDIB
62
           LUI
                     R1,#2
63
           _{
m LLI}
                     R1,#6
64
           CMP
                     R1, R4
65
           BNE
                     .wrapW
66
           SUBIB
                     R4, #4
67
           STW
  .wrapW
                     R4, [R3, \#0]
                                   ; Inc write ptr
68
  .isrOut POP
                     R4
69
           POP
                     R3
70
           POP
                     R2
71
           POP
                     R1
72
           POP
                     R0
73
           LDF
74
           RETI
75
           LUI
                     R0, #2
                                    ; Read ptr address in R0
  .main
76
           LLI
                     R0, #0
           LDW
                     R2, [R0, \#0]
                                    ; Read ptr in R2
78
           LDW
                                    ; Write ptr in R3
                     R3, [R0, #1]
79
           CMP
                     R2, R3
80
           BE
                                    ; Jump back if the same
                     .main
81
           LDW
                                    ; Load data out of buffer
                     R3, [R2, \#0]
82
           ADDIB
                     R2, #1
                                    ; Inc read ptr
83
           SUB
                     R0, R0, R0
            LUI
                     R0,#2
85
            LLI
                     R0, #6
86
           SUB
                     R0, R0, R2
87
           BNE
                     .wrapR
88
89
           SUBIB
                     R2, #4
                                    ; Read ptr address in R0
  .wrapR
           LUI
                     R0, #2
           LLI
                     R0, #0
91
           STW
                     R2, [R0, \#0]
                                    ; Store new read pointer
92
           SUB
                     R4, R4, R4
93
           LLI
                     R4, #15
           AND
                     R3, R4, R3
95
           CMPI
                     R3, #8
96
           BE
                     .do
97
```

```
LLI
                       R4, #7
98
             AND
                       R3, R3, R4
   .do
             PUSH
                       R3
100
             BWL
                       .fact
101
             POP
                       R3
             LUI
                       R4, #8
103
                                      ; Address of LEDs
             LLI
                       R4, #1
104
                       R3, [R4, #0]
                                      ; Put factorial on LEDs
             STW
105
             BR
                                           ; look again
                       .main
106
   .\,f\,a\,c\,t
             PUSH
                       R0
107
             PUSH
                       R1
108
             PUSH
                       LR
109
             LDW
                       R1, [SP, #3]
                                      ; Get para
110
             ADDIB
                       R1,#0
111
             BE
                                           ; 0! = 1
                       .retOne
112
             SUBI
                       R0, R1, #1
113
             PUSH
                       R0
                                      ; Pass para
114
             BWL
                       .fact
                                      ; The output remains on the stack
                                      ; Pass para
             PUSH
                       R1
             SUBIB
                       SP, #1
                                      ; Placeholder
117
             BWL
                       .multi
118
                                      ; Get res
             POP
                       R1
119
             ADDIB
                       SP, #2
                                      ; pop x 2
120
             STW
                       R1, [SP, #3]
121
             POP
122
                       LR
             POP
                       R1
123
             POP
                       R0
124
             RET
125
   .retOne ADDIB
                                      ; Avoid jump checking
                       R1, #1
126
             STW
                       R1, [SP, #3]
127
             POP
                       LR
128
             POP
                       R1
129
             POP
                       R0
130
             RET
131
   .multi
            PUSH
                       R0
             PUSH
                       R1
133
134
             PUSH
                       R2
             PUSH
                       R3
135
             PUSH
                       R4
136
             PUSH
                       R5
137
             PUSH
                       R6
138
             LDW
                       R0, [SP, #8]
                                     ; R0 - Multiplier
139
             LDW
                       R1, [SP, #9]
                                      ; R1 - Quotient
140
             CMP
                       R0, R1
141
             \operatorname{BLT}
                       .nSw
                                      ; Branch if M < Q
142
```

```
ADDI
                       R2, R1, #0
                                      ; Make M the smallest
143
             ADDI
                       R1, R0, \#0
144
             ADDI
                       R0, R2, \#0
145
   .nSw
                                      ; R2 - Accumulator
             SUB
                       R2, R2, R2
146
             ADDI
                       R3, R2, #1
                                      ; R3 - 0x0001
147
                                      ; R4 - 0x8000
             LUI
                       R4, #128
148
             LLI
                       R4,#0
149
                                      ; R6 - Cmp var
   .mloop
            AND
                       R6, R0, R3
150
             CMPI
                       R6,\#1
151
             BNE
                       .nAcc
152
             SUB
                       R3, R3, R3
153
             ADD
                       R2, R2, R1
                                      ; A = A + Q
154
             ADCI
                       R3, R3, #1
             CMPI
                       R3,\#2
156
             BE
                       . fail
                                      ; OV
157
                                      M = M >> 1
   .nAcc
             LSR
                       R0, R0, #1
158
             CMPI
                       R0,#0
159
             BE
                       .done
160
             AND
                       R5, R4, R1
161
             CMPI
                       ^{\rm R5,\#0}
162
             BNE
                       .fail
163
                                      ; Q = Q << 1
             LSL
                       R1, R1, #1
164
                       .mloop
             BR
165
   .done
             STW
                       R2, [SP, #7]
                                      ; Res on stack frame
166
             POP
                       R6
             POP
                       R5
168
             POP
                       R4
169
             POP
                       R3
170
             POP
                       R2
171
             POP
                       R1
172
             POP
                       R0
173
             RET
   .fail
             SUB
                       R2, R2, R2
                                      ; OV - ret 0
175
             BR
                       .done
176
```