# **Instruction Set Summary**

Mnemonic Syntax		Syntax	Semantics	Flags	Encoding	Opcode	Cond.
1	ADD ADD Rd, Ra, Rb		Rd ← Ra + Rb	c,v,n,z	Α	00100	-
2	ADDI	ADDI Rd, Ra, #imm5	Rd ← Ra + imm5	c,v,n,z	Α	00101	-
3	ADDIB	ADDIB Rd, #imm8	Rd ← Rd + imm8	c,v,n,z	В	11000	-
4	ADC	ADC Rd, Ra, Rb	Rd ← Ra + Rb + c	c,v,n,z	Α	00110	-
5	ADCI	ADCI Rd, Ra, #imm5	Rd ← Ra + imm5 + c	c,v,n,z	Α	00111	-
6	NEG	NEG Rd	Rd ← 0 - Rd	c,v,n,z	Α	01000	-
7	SUB	SUB Rd, Ra, Rb	Rd ← Ra - Rb	c,v,n,z	Α	01001	-
8	SUBI	SUBI Rd, Ra, #imm5	Rd ← Ra - imm5	c,v,n,z	Α	01010	-
9	SUBIB	SUBIB Rd, #imm8	Rd ← Rd - imm8	c,v,n,z	В	11001	-
10	SUC	SUC Rd, Ra, Rb	Rd ← Ra - Rb - NOT c	c,v,n,z	Α	01011	-
11	SUCI	SUCI Rd, Ra, #imm5	Rd ← Ra - imm5 - NOT c	c,v,n,z	Α	01100	-
12	CMP	CMP Ra, Rb	Ra - Rb	c,v,n,z	Α	01101	-
13	AND	AND Rd, Ra, Rb	Rd ← Ra AND Rb	Z	Α	10000	-
14	OR	OR Rd, Ra, Rb	Rd ← Ra OR Rb	Z	Α	10001	-
15	XOR	XOR Rd, Ra, Rb	Rd ← Ra XOR Rb	Z	Α	10010	-
16	NOT	NOT Rd, Ra	Rd ← NOT Ra	Z	Α	10011	-
17	NAND	NAND Rd, Ra, Rb	Rd ← Ra NAND Rb	Z	Α	10100	-
18	NOR	NOR Rd, Ra, Rb	Rd ← Ra NOR Rb	Z	Α	10110	-
19	LSL	LSL Rd, Ra, #imm4	Rd ← Ra << imm4	-	Α	00001	-
20	LSR	LSR Rd, Ra, #imm4	Rd ← Ra >> imm4	-	Α	00010	-
21	ASR	ASR Rd, Ra, #imm4	Rd ← Ra >>> imm4	-	Α	00011	-
22	LDW	LDW Rd, [Ra, #imm5]	Rd ← Mem[Ra + imm5]	-	С	10101	-
23	STW	SDW Rd, [Ra, #imm5]	Mem[Ra + imm5] ← Rd	-	С	11101	-
24	LUI	LUI Rd, #imm8	Rd[15:8] ← imm8	-	В	11010	-
25	LLI	LLI Rd, #imm8	Rd[7:0] ← imm8	-	В	11011	-
26	BR	BR LABEL	PC ← PC + imm8	-	D	11111	000
27	BNE	BNE LABEL	$(z==0)$ ? PC $\leftarrow$ PC + imm8	-	D	11111	110
28	BE	BE LABEL	$(z==1)$ ? PC $\leftarrow$ PC + imm8	-	D	11111	111
29	BLT	BLT LABEL	$(n\&^v OR ^n\&v)? PC \leftarrow PC + imm8$	-	D	11111	100
30	BGE	BGE LABEL	$(n\&v OR \sim n\&\sim v)? PC \leftarrow PC + imm8$	-	D	11111	101
31	BWL	BWL LABEL	$LR \leftarrow PC$ ; $PC \leftarrow PC + imm8$	-	D	11111	011
32	RET	RET	PC ← LR	-	D	11111	010
33	JMP	JMP Ra, #imm5	PC ← Ra + imm5	-	D	11111	001
34	PUSH	PUSH {Ra, LR}	$Mem[SP] \leftarrow Ra; SP \leftarrow SP - 1;$	-	Е	11100	-
35	POP	POP {Ra, LR}	$SP \leftarrow SP + 1$ ; Ra $\leftarrow$ Mem[SP]	-	Е	11100	-

# **General Instruction Formatting**

				_			_		_										
	Instruction Type	Sub-Type	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Α	Data Manipulation	Register	Oncodo				Rd		Ra		Rb X		Х						
A		Immediate	Opcode							Na			imm4/5						
В	Byte Immediate			Op	СО	de		Rd		imm8									
С	Data Transfer		1	LS	1	0	1	Rd		Ra			imm5						
D	<b>Control Transfer</b>	Others	1	1 1	1	1	1	Cand	-	i				imm8					
ט		Jump	1	1	1	1	1	Cond.		Cona.		Cona.		Ra			imm5		
Ε	Stack Operations		1	1	1	0	0	U	L	Χ		Ra		Х	Х	Χ	Χ	Х	

LS: 0 = Load Data, 1 = Store Data U: 1 = PUSH, 0 = POP L: 1 = Use Link, 0 = Don't use Link

# **Example Coding**

#### Data Manipulation

These operations are performed by the Arithmetic Logic Unit and examples are shown below.

		,		•	
1	ADD R5, R3, R4	R5 ← R3 + R4	13	AND R5, R3, R4	$R5 \leftarrow R3 \text{ AND } R4$
2	ADDI R5, R3, #9	R5 ← R3 + 9	14	OR R5, R3, R4	R5 ← R3 OR R4
4	ADC R5, R3, R4	$R5 \leftarrow R3 + R4 + c$	15	XOR R5, R3, R4	$R5 \leftarrow R3 \times R4$
5	ADCI R5, R3, #9	$R5 \leftarrow R3 + 9 + c$	16	NOT R5, R3	$R5 \leftarrow NOTR3$
6	NEG R5	R5 ← 0 - R5	17	NAND R5, R3, R4	R5 ← R3 NAND R4
7	SUB R5, R3, R4	R5 ← R3 - R4	18	NOR R5, R3, R4	$R5 \leftarrow R3 NOR R4$
8	SUBI R5, R3, #9	R5 ← R3 - 9	19	LSL R5, R3, #3	$R5 \leftarrow R3 \ll 3$
10	SUC R5, R3, R4	R5 ← R3 - R4 - NOT c	20	LSR R5, R3, #3	$R5 \leftarrow R3 >> 3$
11	SUCI R5, R3, #9	$R5 \leftarrow R3 - 9 - NOT c$	21	ASR R5, R3, #3	$R5 \leftarrow R3 >>> 3$
12	CMP R3, R4	R3 - R4			

The value 'c' corresponds to the carry bit flag in the ALU from the previous calculation.

CMP is a comparison instruction for performing a subtraction without saving the result. The updated status flags can then be used for a conditional branch.

#### Byte Immediate

These instructions ADD/SUB an 8-bit immediate value from the given register, replacing the result back in that register. Alternatively, the same formatting is used for loading the upper/lower byte of a register with an 8-bit immediate value.

3	ADDIB R5, #150	R5 ← R5 + 150				
9	SUBIB R5, #150	R5 ← R5 - 150				
24	LUI R5, #150	R5[15:8] ← 150				
25	LLI R5, #150	R5[7:0] ← 150				

### Data Transfer

When loading data, the value at the memory location held in Ra, adds an offset held in Ro, and replaces the returned value in register Rd. When storing data, the same functionality is used, only with data transferring in opposite direction.

22 LDW R5, [R3, #imm5]	$R5 \leftarrow Mem[R3 + imm5]$				
23 STW R5, [R3, #imm5]	Mem[R3 + imm5] $\leftarrow$ R5				

### **Control Transfer**

This set of instructions adjust the value of the program counter by a relative amount determined by the location of the given label. Conditions are as follows:

•	BR	<ul><li>Branch Always</li></ul>	<ul> <li>Unconditionally branch to the stated location</li> </ul>
•	BNE	<pre>- Branch if !=</pre>	<ul> <li>Conditionally branch if zero status flag (z) equals zero</li> </ul>
•	BE	– Branch if =	<ul> <li>Conditionally branch if zero status flag (z) equals one</li> </ul>
•	BLT	<pre>- Branch if &lt;</pre>	<ul> <li>Conditionally branch if negative status flag (n) equals one</li> </ul>
•	BGE	– Branch if ≥	<ul> <li>Conditionally branch if negative status flag (n) equals zero</li> </ul>
•	BWL	<ul> <li>Branch with link</li> </ul>	<ul> <li>Unconditionally branch to stated location, saving PC to link register (LR)</li> </ul>
•	RET	– Return	<ul> <li>Unconditionally jump to the value stored in the link register (LR)</li> </ul>
•	JMP	- Jump	- Unconditionally jump to the location held in register Ra plus an 5-bit offset

## **Stack Operations**

These operations are for popping or pushing either a general purpose register or the link register onto the system stack, useful for context saving when an interrupt occurs. PUSH pre-decrements stack pointer (SP) and POP post-increments stack pointer (SP) for a top-down growing stack. The 'U' bit indicates if a PUSH or POP operation is to be performed. If the 'L' bit is set, the link register value will be used instead of the value in register Ra.