

Wafer Fault Detection

Submitted by

**ROHIT SALLA(RA2111027010057)
RAMYA MANASA(RA2111027010011)**

Under the Guidance of

Dr.E.SASIKALA

Department of Data Science And Business Systems

In partial satisfaction of the requirements for the degree of

**BACHELOR OF TECHNOLOGY
in
COMPUTER SCIENCE ENGINEERING
with specialization in Big Data Analytics**



**SCHOOL OF COMPUTING
COLLEGE OF ENGINEERING AND TECHNOLOGY
SRM INSTITUTE OF SCIENCE AND TECHNOLOGY
KATTANKULATHUR - 603203**

NOV 2023

BONAFIDE CERTIFICATE

Register No. RA2111027010057 Certified to be the bonafide work done by Rohit Salla of III Year/V Sem B.Tech Degree Course in the **MACHINE LEARNING I [18CSE392T]** in **SRM INSTITUTE OF SCIENCE AND TECHNOLOGY**, Kattankulathur during the academic year 2023 – 2024.

Name of the Faculty: Dr.E.SASIKALA
Professor Department of Computing
Technologies SRMIST – KTR.

TABLE OF CONTENTS

CHAPTER	PAGE
INTRODUCTION.....	4
ABSTRACT.....	5
PROBLEM STATEMENT.....	6
LITEATURE REVIEW.....	7 & 8
INFRENCE FROM LITEATURE REVIEW.....	9
ALGORITHM.....	10
WHY SVM.....	11
OUTPUT.....	12
RESULT.....	

INTRODUCTION:

In the rapidly evolving landscape of semiconductor manufacturing, ensuring the production of high-quality integrated circuits (ICs) has become increasingly challenging. These intricate silicon wafers, which serve as the foundation for microchips, are susceptible to a multitude of defects that can jeopardize the performance and reliability of electronic devices.

The importance of wafer fault detection cannot be overstated, as the semiconductor industry continues to push the boundaries of miniaturization, performance, and energy efficiency. Any fault or defect on the wafer during the manufacturing process can lead to reduced yield, increased production costs, and potential malfunctions in the end products, such as smartphones, laptops, automotive electronics, and more.

This project report delves into the domain of wafer fault detection, presenting a comprehensive overview of the challenges, methods, and technologies involved in identifying and mitigating defects in semiconductor wafers. We will explore the significance of wafer fault detection in the semiconductor industry, the types of faults that can occur, and the techniques and tools utilized to address these issues.

The report will also cover the evolution of wafer fault detection, highlighting the transition from manual inspection to advanced automated systems that leverage cutting-edge technologies such as machine learning, computer vision, and data analytics. We will discuss the benefits of these innovative approaches, including enhanced accuracy, speed, and scalability in fault detection.

ABSTRACT:

Semiconductor manufacturing is a dynamic and vital industry that underpins the technology-driven world we live in today. The production of high-quality integrated circuits (ICs) necessitates precise control and fault detection in the fabrication process, especially at the level of silicon wafers. This project report explores the domain of wafer fault detection, shedding light on the significance, challenges, and technological advancements in this critical area.

The introduction provides a context for the report by highlighting the ever-increasing importance of wafer fault detection, as smaller, more complex ICs become the norm. The impact of defects on production yield, cost, and the functionality of electronic devices is discussed, emphasizing the necessity of effective fault detection.

The report then proceeds to examine the various types of faults that can afflict semiconductor wafers, ranging from physical defects to electrical and logical faults. These insights lay the foundation for understanding the complexity of the problem.

In tracing the evolution of wafer fault detection, this report showcases the transition from manual inspection to automated systems.

Advanced technologies like machine learning, computer vision, and data analytics have been employed to develop efficient and accurate fault detection methodologies. The advantages of these modern approaches include increased speed, scalability, and costeffectiveness.

PROBLEM STATEMENT:

The semiconductor industry plays a pivotal role in the development of modern technology, with integrated circuits (ICs) serving as the foundation for

countless electronic devices. However, the manufacturing of ICs, particularly the production of semiconductor wafers, is a complex and highly sensitive process. Wafers are susceptible to various defects during their fabrication, and these defects can lead to costly production errors, reduced product quality, and, in critical applications, potential safety risks. Detecting and addressing wafer faults in a timely and accurate manner is of paramount importance.

The problem at hand is the reliable and efficient detection of faults in semiconductor wafers. Wafer fault detection is a multifaceted challenge that encompasses various types of defects, such as contaminations, particles, scratches, and pattern deviations, occurring at different stages of the manufacturing process. These defects can result from equipment malfunctions, environmental conditions, human errors, or other factors, and they have the potential to render wafers unsuitable for further processing or integration into electronic devices.

Addressing this problem requires the development and implementation of advanced inspection and monitoring systems, often based on state-of-the-art technologies like machine learning, computer vision, and sensor integration. These systems must be capable of identifying, classifying, and, ideally, predicting wafer faults with high accuracy and minimal false positives, in realtime or near-real-time settings. The challenge also extends to handling the large volumes of data generated by modern semiconductor manufacturing equipment and ensuring the seamless integration of fault detection into the existing production workflows.


LITEATURE REVIEW:

S.no	Techniques	Title of the Work	Results/ Limitations
1	kNN and Naïve Bayes classifiers	Data-Driven Approach for Fault Detection and Diagnostic in Semiconductor Manufacturing	Identifying the key SVIDs accurately

2	Image Processing and CNN	Review of Wafer Surface Defect Detection Methods	Wafer Surface Defect Detection Based on Image Signal Processing
3	Deep Learning and Stacked Denoising Autoencoder	A Deep Learning Model for Robust Wafer Fault Monitoring With Sensor Measurement Noise	-Measurement noise in sensors mounted on semiconductor manufacturing equipment
4	k -Nearest Neighbours (k-NN) and SVM	Evaluation of the machine learning classifier in wafer defects classification	Established that Logistic Regression classifier is the best classifier to run a wafer defect detection
5	K-NN	Silicon Wafer Fault Detection by using Multiple Data Prediction	Use of convolution neural networks in classifying wafer images

ALGORITHM:

K Nearest Neighbours:




Instance-Based: k-NN is an instance-based learning algorithm that makes predictions based on the similarity of data points.

Classification and Regression: It can be used for both classification and regression tasks, providing class labels or continuous values as output. **k-Value:** The choice of the k-value (number of neighbors) impacts the model's sensitivity to noise and smoothness of decision boundaries.


Distance Metrics: Different distance metrics, like Euclidean or Manhattan distance, affect how similarities between data points are calculated.

Applicability: k-NN is suitable for small to medium-sized datasets and works well when data clusters are distinct, but it can be computationally intensive for larger datasets and may not perform optimally with complex decision boundaries or imbalanced data.

User Interface:




Result :



Clustering - KMeans algorithm is used to create clusters in the pre-processed data. The optimum number of clusters is selected by plotting the elbow plot, and for the dynamic selection of the number of clusters, we are using the "KneeLocator" function. The idea behind clustering is to implement different algorithms

To train data in different clusters. The KMeans model is trained over preprocessed data and the model is saved for further use in prediction.

Elbow Plot for Selecting Optimal number of Clusters



To determine the optimal number of clusters, we have to select the value of k at the “elbow” i.e. the point after which the distortion/inertia starts decreasing in a linear fashion. Thus for the given data, we conclude that the optimal number of clusters for the data is 4.

CONCLUSION:

In conclusion, it is evident that the topic at hand has been explored from various angles and perspectives. Throughout this discussion, we have delved into the complexities and nuances of the subject, shedding light on its multifaceted nature. We have examined the key factors, considered the various implications, and weighed the pros and cons.

It is important to recognize that the issue under consideration is not onedimensional but rather a tapestry woven with diverse threads of thought, evidence, and opinion. In our exploration, we have identified both challenges and opportunities, and it is clear that there are no easy answers or one-size-fits-all solutions.

As we reflect on the information presented, we are reminded of the need for critical thinking, open dialogue, and continued research. The complexity of the topic underscores the importance of a multidisciplinary approach, collaboration, and a commitment to evidence-based decision-making.

While we may not have arrived at a definitive resolution, we have certainly advanced our understanding and fostered a more informed perspective. The journey of exploration and inquiry continues, as we strive to unravel the intricate layers of this subject and engage in meaningful discourse to make informed decisions and drive positive change.

REFERENCES:

Saqlain, M.; Jargalsaikhan, B.; Lee, J.Y. A Voting Ensemble Classifier for Wafer Map Defect Patterns Identification in Semiconductor Manufacturing. *IEEE Trans. Semicond. Manuf.* 2019, 32, 171–182. [CrossRef] 11. Chen, X.; Chen, J.; Han, X.; Zhao, C.; Zhang, D.; Zhu, K.; Su, Y. A Light-Weighted CNN Model for Wafer Structural Defect Detection. *IEEE Access* 2020, 8, 24006–24018. [CrossRef]

Jicong Fan, Wei Wang, and Haijun Zhang. Autoencoder based high-dimensional data fault detection system. In *Proceedings - 2017 IEEE 15th International Conference on Industrial Informatics, INDIN 2017*, pages 1001–1006. Institute of Electrical and Electronics Engineers, Nov. 2017.

E. Kim, S. Cho, B. Lee, and M. Cho. Fault detection and diagnosis using selfattentive convolutional neural networks for variable-length sensor data in semiconductor manufacturing. *IEEE Transactions on Semiconductor Manufacturing*, 32(3):302–309, 2019.

Ding Li, Donghui Li, Chengdong Li, Lin Li, and Long Gao. A novel datatemporal attention network based strategy for fault diagnosis of chiller sensors. *Energy and Buildings*, 198:377 – 394, 2019.

A. Pol, V. Berger, C. Germain, G. Cerminara, and M. Pierini. Anomaly detection with conditional variational autoencoders. In *2019 18th IEEE International Conference On Machine Learning And Applications (ICMLA)*, pages 1651–1657, 2019.

Jae Wan Yang, Young Doo Lee, and In Soo Koo. Convolutional autoencoderbased sensor fault classification. In *International Conference on Ubiquitous and Future Networks, ICUFN*, volume 2018-July, pages 865–867. IEEE Computer Society, Aug. 2018.