

Contents

1	README	2
2	a/Bit.hdl	3
3	a/PC.hdl	4
4	a/RAM64.hdl	5
5	a/RAM8.hdl	6
6	a/Register.hdl	7
7	b/RAM16K.hdl	8
8	b/RAM4K.hdl	9
9	b/RAM512.hdl	10

1 README

```
1  roigreenberg,inbaravni
2  =====
3  Roi Greenberg, ID 30557123, roi.greenberg@mail.huji.ac.il
4  Inbar Avni, ID 201131760, inbar.avni@mail.huji.ac.il
5  =====
6
7                      Project 3 - Sequential Chips
8                      -----
9
10
11 Submitted Files
12 -----
13 README - This file.
14 Bit.hdl - 1-bit register.
15 Register.hdl - 16-bit register.
16 RAM8.hdl - 16-bit / 8-register memory.
17 RAM64.hdl - 16-bit / 64-register memory.
18 RAM512.hdl - 16-bit / 512-register memory.
19 RAM4K.hdl - 16-bit / 4096-register memory.
20 RAM16K.hdl - 16-bit / 16384-register memory.
21 PC.hdl - 16-bit program counter.
22
23
24
25 Remarks
26 -----
27 :)
```

2 a/Bit.hdl

```
1  // This file is part of www.nand2tetris.org
2  // and the book "The Elements of Computing Systems"
3  // by Nisan and Schocken, MIT Press.
4  // File name: projects/03/a/Bit.hdl
5
6  /**
7   * 1-bit register:
8   * If load[t] == 1 then out[t+1] = in[t]
9   *           else out does not change (out[t+1] = out[t])
10  */
11
12  CHIP Bit {
13      IN in, load;
14      OUT out;
15
16      PARTS:
17          // save the state or have a new value, depends on the load value
18          Mux(a=out1, b=in, sel=load, out=in1);
19          // set the value in case of maintaining the value
20          DFF(in=in1, out=out1, out=out);
21  }
```

3 a/PC.hdl

```
1 // This file is part of www.nand2tetris.org
2 // and the book "The Elements of Computing Systems"
3 // by Nisan and Schocken, MIT Press.
4 // File name: projects/03/a/PC.hdl
5
6 /**
7  * A 16-bit counter with load and reset control bits.
8  * if      (reset[t] == 1) out[t+1] = 0
9  * else if (load[t] == 1)  out[t+1] = in[t]
10 * else if (inc[t] == 1)   out[t+1] = out[t] + 1 (integer addition)
11 * else                    out[t+1] = out[t]
12 */
13
14 CHIP PC {
15     IN in[16],load,inc,reset;
16     OUT out[16];
17
18     PARTS:
19     // check if out is a new value, and not maintaining the out value
20     Or(a=load, b=inc, out=tmp);
21     Or(a=tmp, b=reset, out=superload);
22     // set the out value in case of increment
23     Inc16(in=out1, out=afterinc);
24     // determine the value for out
25     Mux16(a=afterload, b=false, sel=reset, out=afterreset);
26     Mux16(a=afterinc, b=in, sel=load, out=afterload);
27     // registering
28     Register(in=afterreset, load=superload, out=out1, out=out);
29 }
```

4 a/RAM64.hdl

```
1 // This file is part of www.nand2tetris.org
2 // and the book "The Elements of Computing Systems"
3 // by Nisan and Schocken, MIT Press.
4 // File name: projects/03/a/RAM64.hdl
5
6 /**
7  * Memory of 64 registers, each 16 bit-wide. Out holds the value
8  * stored at the memory location specified by address. If load==1, then
9  * the in value is loaded into the memory location specified by address
10  * (the loaded value will be emitted to out from the next time step onward).
11  */
12
13 CHIP RAM64 {
14     IN in[16], load, address[6];
15     OUT out[16];
16
17     PARTS:
18         // set the value specified by in to certain ram8 according the address
19         DMux8Way(in=load, sel=address[3..5], a=load1, b=load2, c=load3, d=load4, e=load5, f=load6, g=load7, h=load8);
20         // do ram8 to all the eight
21         RAM8(in=in, out=out1, load=load1, address=address[0..2]);
22         RAM8(in=in, out=out2, load=load2, address=address[0..2]);
23         RAM8(in=in, out=out3, load=load3, address=address[0..2]);
24         RAM8(in=in, out=out4, load=load4, address=address[0..2]);
25         RAM8(in=in, out=out5, load=load5, address=address[0..2]);
26         RAM8(in=in, out=out6, load=load6, address=address[0..2]);
27         RAM8(in=in, out=out7, load=load7, address=address[0..2]);
28         RAM8(in=in, out=out8, load=load8, address=address[0..2]);
29         // output the selected register value
30         Mux8Way16(a=out1, b=out2, c=out3, d=out4, e=out5, f=out6, g=out7, h=out8, sel=address[3..5], out=out);
31 }
```

5 a/RAM8.hdl

```
1 // This file is part of www.nand2tetris.org
2 // and the book "The Elements of Computing Systems"
3 // by Nisan and Schocken, MIT Press.
4 // File name: projects/03/a/RAM8.hdl
5
6 /**
7  * Memory of 8 registers, each 16 bit-wide. Out holds the value
8  * stored at the memory location specified by address. If load==1, then
9  * the in value is loaded into the memory location specified by address
10  * (the loaded value will be emitted to out from the next time step onward).
11  */
12
13 CHIP RAM8 {
14     IN in[16], load, address[3];
15     OUT out[16];
16
17     PARTS:
18         // set the value specified by in to certain register according the address
19         DMux8Way(in=load, sel=address, a=load1, b=load2, c=load3, d=load4, e=load5, f=load6, g=load7, h=load8);
20         // do registers to all the eight
21         Register(in=in, out=reg1, load=load1);
22         Register(in=in, out=reg2, load=load2);
23         Register(in=in, out=reg3, load=load3);
24         Register(in=in, out=reg4, load=load4);
25         Register(in=in, out=reg5, load=load5);
26         Register(in=in, out=reg6, load=load6);
27         Register(in=in, out=reg7, load=load7);
28         Register(in=in, out=reg8, load=load8);
29         // output the selected register value
30         Mux8Way16(a=reg1, b=reg2, c=reg3, d=reg4, e=reg5, f=reg6, g=reg7, h=reg8, sel=address, out=out);
31 }
```

6 a/Register.hdl

```
1 // This file is part of www.nand2tetris.org
2 // and the book "The Elements of Computing Systems"
3 // by Nisan and Schocken, MIT Press.
4 // File name: projects/03/a/Register.hdl
5
6 /**
7  * 16-bit register:
8  * If load[t] == 1 then out[t+1] = in[t]
9  * else out does not change
10 */
11
12 CHIP Register {
13     IN in[16], load;
14     OUT out[16];
15
16     PARTS:
17         // 16 times of bit chip
18         Bit(in=in[0], load=load, out=out[0]);
19         Bit(in=in[1], load=load, out=out[1]);
20         Bit(in=in[2], load=load, out=out[2]);
21         Bit(in=in[3], load=load, out=out[3]);
22         Bit(in=in[4], load=load, out=out[4]);
23         Bit(in=in[5], load=load, out=out[5]);
24         Bit(in=in[6], load=load, out=out[6]);
25         Bit(in=in[7], load=load, out=out[7]);
26         Bit(in=in[8], load=load, out=out[8]);
27         Bit(in=in[9], load=load, out=out[9]);
28         Bit(in=in[10], load=load, out=out[10]);
29         Bit(in=in[11], load=load, out=out[11]);
30         Bit(in=in[12], load=load, out=out[12]);
31         Bit(in=in[13], load=load, out=out[13]);
32         Bit(in=in[14], load=load, out=out[14]);
33         Bit(in=in[15], load=load, out=out[15]);
34 }
```

7 b/RAM16K.hdl

```
1 // This file is part of www.nand2tetris.org
2 // and the book "The Elements of Computing Systems"
3 // by Nisan and Schocken, MIT Press.
4 // File name: projects/03/b/RAM16K.hdl
5
6 /**
7  * Memory of 16K registers, each 16 bit-wide. Out holds the value
8  * stored at the memory location specified by address. If load==1, then
9  * the in value is loaded into the memory location specified by address
10  * (the loaded value will be emitted to out from the next time step onward).
11  */
12
13 CHIP RAM16K {
14     IN in[16], load, address[14];
15     OUT out[16];
16
17     PARTS:
18         // set the value specified by in to certain ram4k according the address
19         DMux4Way(in=load, sel=address[12..13], a=load1, b=load2, c=load3, d=load4);
20         // do ram4k to all the four
21         RAM4K(in=in, out=out1, load=load1, address=address[0..11]);
22         RAM4K(in=in, out=out2, load=load2, address=address[0..11]);
23         RAM4K(in=in, out=out3, load=load3, address=address[0..11]);
24         RAM4K(in=in, out=out4, load=load4, address=address[0..11]);
25         // output the selected register value
26         Mux4Way16(a=out1, b=out2, c=out3, d=out4, sel=address[12..13], out=out);
27 }
```


8 b/RAM4K.hdl

```
1 // This file is part of www.nand2tetris.org
2 // and the book "The Elements of Computing Systems"
3 // by Nisan and Schocken, MIT Press.
4 // File name: projects/03/b/RAM4K.hdl
5
6 /**
7  * Memory of 4K registers, each 16 bit-wide. Out holds the value
8  * stored at the memory location specified by address. If load==1, then
9  * the in value is loaded into the memory location specified by address
10  * (the loaded value will be emitted to out from the next time step onward).
11  */
12
13 CHIP RAM4K {
14     IN in[16], load, address[12];
15     OUT out[16];
16
17     PARTS:
18         // set the value specified by in to certain ram512 according the address
19         DMux8Way(in=load, sel=address[9..11], a=load1, b=load2, c=load3, d=load4, e=load5, f=load6, g=load7, h=load8);
20         // do ram512 to all the eight
21         RAM512(in=in, out=out1, load=load1, address=address[0..8]);
22         RAM512(in=in, out=out2, load=load2, address=address[0..8]);
23         RAM512(in=in, out=out3, load=load3, address=address[0..8]);
24         RAM512(in=in, out=out4, load=load4, address=address[0..8]);
25         RAM512(in=in, out=out5, load=load5, address=address[0..8]);
26         RAM512(in=in, out=out6, load=load6, address=address[0..8]);
27         RAM512(in=in, out=out7, load=load7, address=address[0..8]);
28         RAM512(in=in, out=out8, load=load8, address=address[0..8]);
29         // output the selected register value
30         Mux8Way16(a=out1, b=out2, c=out3, d=out4, e=out5, f=out6, g=out7, h=out8, sel=address[9..11], out=out);
31 }
```

9 b/RAM512.hdl

```
1  // This file is part of the materials accompanying the book
2  // "The Elements of Computing Systems" by Nisan and Schocken,
3  // MIT Press. Book site: www.idc.ac.il/tecs
4  // File name: projects/03/b/RAM512.hdl
5
6  /**
7   * Memory of 512 registers, each 16 bit-wide. Out holds the value
8   * stored at the memory location specified by address. If load==1, then
9   * the in value is loaded into the memory location specified by address
10  * (the loaded value will be emitted to out from the next time step onward).
11  */
12
13  CHIP RAM512 {
14      IN in[16], load, address[9];
15      OUT out[16];
16
17      PARTS:
18          // set the value specified by in to certain ram64 according the address
19          DMux8Way(in=load, sel=address[6..8], a=load1, b=load2, c=load3, d=load4, e=load5, f=load6, g=load7, h=load8);
20          // do ram64 to all the eight
21          RAM64(in=in, out=out1, load=load1, address=address[0..5]);
22          RAM64(in=in, out=out2, load=load2, address=address[0..5]);
23          RAM64(in=in, out=out3, load=load3, address=address[0..5]);
24          RAM64(in=in, out=out4, load=load4, address=address[0..5]);
25          RAM64(in=in, out=out5, load=load5, address=address[0..5]);
26          RAM64(in=in, out=out6, load=load6, address=address[0..5]);
27          RAM64(in=in, out=out7, load=load7, address=address[0..5]);
28          RAM64(in=in, out=out8, load=load8, address=address[0..5]);
29          // output the selected register value
30          Mux8Way16(a=out1, b=out2, c=out3, d=out4, e=out5, f=out6, g=out7, h=out8, sel=address[6..8], out=out);
31  }
```