Contents

1	README	2
2	ALU.hdl	3
3	Add16.hdl	5
4	FullAdder.hdl	6
5	HalfAdder.hdl	7
6	Inc16.hdl	8
7	Mul.hdl	9
8	ShiftLeft.hdl	11
9	ShiftRight.hdl	12

1 README

```
roigreenberg,inbaravni
2
3
4
5
    Roi Greenberg, ID 30557123, roi.greenberg@mail.huji.ac.il
    Inbar Avni, ID 201131760, inbar.avni@mail.huji.ac.il
6
9
10
11
                                 Project 2 - Combinational Chips
12
14
15
16
17
18
19
20
21
    Submitted Files
22
23
24
    README - This file.
25
26
    HalfAdder.hdl - The HalfAdder chip.
FullAdder.hdl - The FullAdder chip.
27
28
    Add16.hdl - 16-bit Adder chip.
    Inc16.hdl - 16-bit Incrementer chip.
30
    ALU.hdl - Arithmetic Logic Unit chip.
31
    ShiftLeft.hdl - A chip that multiply by 2 its input (the sign should not change).
    ShiftRight.hdl - A chip that divide by 2 its input (the sign should not change).
33
    Mul.hdl - A chip that multiply 2 numbers.
34
35
36
37
38
39
40
    Remarks
41
42
43
44
    * No remarks for that time.
```

2 ALU.hdl

```
// This file is part of www.nand2tetris.org
    // and the book "The Elements of Computing Systems"
    // by Nisan and Schocken, MIT Press.
    // File name: projects/02/ALU.hdl
4
     * The ALU (Arithmetic Logic Unit).
      * Computes one of the following functions:
      * x+y, x-y, y-x, 0, 1, -1, x, y, -x, -y, !x, !y,
9
      * x+1, y+1, x-1, y-1, x&y, x|y on two 16-bit inputs,
      * according to 6 input bits denoted zx,nx,zy,ny,f,no.
11
      \boldsymbol{*} In addition, the \bar{\mathtt{ALU}} computes two 1-bit outputs:
12
      * if the ALU output == 0, zr is set to 1; otherwise zr is set to 0;
      * if the ALU output < 0, ng is set to 1; otherwise ng is set to 0.
14
15
    // Implementation: the ALU logic manipulates the x and y inputs
17
    \ensuremath{//} and operates on the resulting values, as follows:
18
19
    // if (zx == 1) set x = 0
                                      // 16-bit constant
    // if (nx == 1) set x = !x
                                       // bitwise not
20
    // if (zy == 1) set y = 0
21
                                       // 16-bit constant
    // if (ny == 1) set y = !y
                                       // bitwise not
22
    // if (f == 1) set out = x + y // integer 2's complement addition
23
    // if (f == 0) set out = x & y // bitwise and
// if (no == 1) set out = !out // bitwise not
    // if (out == 0) set zr = 1
26
    // if (out < 0) set ng = 1
28
29
    CHIP ALU {
30
             x[16], y[16], // 16-bit inputs
31
             zx, // zero the x input?
             nx, // negate the x input?
33
34
             zy, // zero the y input?
             ny, // negate the y input?
35
             f, // compute out = x + y (if 1) or x & y (if 0)
36
37
             no; // negate the out output?
38
39
40
             out[16], // 16-bit output
             zr, // 1 if (out == 0), 0 otherwise
41
42
             ng; // 1 if (out < 0), 0 otherwise
43
44
45
         // zero the x input if needed
         Mux16(a = x, b = false, sel = zx, out = afterZx);
46
47
         // not the x input if needed
         Not16(in = afterZx, out = afterNx);
49
50
51
         // choose between the afterZx and afterNx
         Mux16(a = afterZx, b = afterNx, sel = nx, out = xAfterAll);
52
53
         // zero the y input if needed
54
55
         Mux16(a = y, b = false, sel = zy, out = afterZy);
56
         // not the y input if needed
57
58
         Not16(in = afterZy, out = afterNy);
```

```
60
        // choose between the afterZy and afterNy \,
        Mux16(a = afterZy, b = afterNy, sel = ny, out = yAfterAll);
61
62
63
         // do Add if needed
        Add16(a = xAfterAll, b = yAfterAll, out = outAdd);
64
65
         // do And if needed
66
        And16(a = xAfterAll, b = yAfterAll, out = outAnd);
67
68
         // choose between Add and And
69
        Mux16(a = outAnd, b = outAdd, sel = f, out = middleOut);
70
71
        // do not on output
72
        Not16(in = middleOut, out = notMiddleOut);
73
74
        // take the not-output value if needed
75
        \texttt{Mux}16 (\texttt{a = middleOut, b = notMiddleOut, sel = no, out[0..7] = out07, out[8..14] = out814, out[15] = out15);}
76
77
        // determine if negative output
78
79
        And(a = out15, b = true, out = ng);
80
         // determine if output is zero
81
         Or8Way(in = out07, out = or1);
82
         Or8Way(in[0..6] = out814, in[7] = out15, out = or2);
83
        Or(a = or1, b = or2, out = or);
84
        Not(in = or, out = zr);
85
86
87
        And16(a[0..7] = out07, a[8..14] = out814, a[15] = out15, b = true, out = out);
88
    }
89
```

3 Add16.hdl

```
// This file is part of www.nand2tetris.org
     // and the book "The Elements of Computing Systems"
    // by Nisan and Schocken, MIT Press.
     // File name: projects/02/Adder16.hdl
      * Adds two 16-bit values.
8
      * The most significant carry bit is ignored.
9
10
     CHIP Add16 {
11
          IN a[16], b[16];
12
          OUT out[16];
13
14
          PARTS:
15
          HalfAdder(a = a[0], b = b[0], sum = out[0], carry = middlecarry0);
16
         FullAdder(a = a[1], b = b[1], c = middlecarry0, sum = out[1], carry = middlecarry1);
FullAdder(a = a[2], b = b[2], c = middlecarry1, sum = out[2], carry = middlecarry2);
17
18
          FullAdder(a = a[3], b = b[3], c = middlecarry2, sum = out[3], carry = middlecarry3);
19
          FullAdder(a = a[4], b = b[4], c = middlecarry3, sum = out[4], carry = middlecarry4);
20
          FullAdder(a = a[5], b = b[5], c = middlecarry4, sum = out[5], carry = middlecarry5);
21
          FullAdder(a = a[6], b = b[6], c = middlecarry5, sum = out[6], carry = middlecarry6);
22
          FullAdder(a = a[7], b = b[7], c = middlecarry6, sum = out[7], carry = middlecarry7);
23
          FullAdder(a = a[8], b = b[8], c = middlecarry7, sum = out[8], carry = middlecarry8);
FullAdder(a = a[9], b = b[9], c = middlecarry8, sum = out[9], carry = middlecarry9);
24
25
26
          FullAdder(a = a[10], b = b[10], c = middlecarry9, sum = out[10], carry = middlecarry10);
          FullAdder(a = a[11], b = b[11], c = middlecarry10, sum = out[11], carry = middlecarry11);
27
          FullAdder(a = a[12], b = b[12], c = middlecarry11, sum = out[12], carry = middlecarry12);
28
29
          FullAdder(a = a[13], b = b[13], c = middlecarry12, sum = out[13], carry = middlecarry13);
         FullAdder(a = a[14], b = b[14], c = middlecarry13, sum = out[14], carry = middlecarry14);
FullAdder(a = a[15], b = b[15], c = middlecarry14, sum = out[15], carry = ignoredBit);
30
31
```

4 FullAdder.hdl

```
// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
    // by Nisan and Schocken, MIT Press.
     // File name: projects/02/FullAdder.hdl
 6
      * Computes the sum of three bits.
 7
 8
 9
     CHIP FullAdder {
10
          IN a, b, c; // 1-bit inputs
OUT sum, // Right bit of a + b + c
carry; // Left bit of a + b + c
11
12
13
14
          PARTS:
15
16
          HalfAdder(a = a, b = b, sum = middleSum, carry = carry1);
          HalfAdder(a = middleSum, b = c, sum = sum, carry = carry2);
17
          Or(a = carry1, b = carry2, out = carry);
18
19
```

5 HalfAdder.hdl

```
// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
    // by Nisan and Schocken, MIT Press.
     // File name: projects/02/HalfAdder.hdl
 6
      * Computes the sum of two bits.
 7
 8
 9
     CHIP HalfAdder {
10
          IN a, b; // 1-bit inputs
OUT sum, // Right bit of a + b
carry; // Left bit of a + b
11
12
13
14
          PARTS:
15
16
          Xor(a = a, b = b, out = sum);
          And(a = a, b = b, out = carry);
17
     }
18
```

6 Inc16.hdl

```
// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
    // by Nisan and Schocken, MIT Press.
// File name: projects/02/Inc16.hdl
 6
      * 16-bit incrementer:
 8
       * out = in + 1 (arithmetic addition)
 9
10
     CHIP Inc16 {
11
          IN in[16];
12
          OUT out[16];
13
14
          PARTS:
15
16
         Add16(a = in, b[0] = true, b[1..15] = false, out = out);
17
```

7 Mul.hdl

```
CHIP Mul{
1
2
        IN a[16], b[16];
        OUT out[16];
3
4
5
        Mux16(a[0..14] = false, b = a, sel = b[0], out = mul0);
6
        Add16(a = false, b = mul0, out = add0);
8
        ShiftLeft(in = a, out = shift1);
9
10
        Mux16(a[0..14] = false, b = shift1, sel = b[1], out = mul1);
        Add16(a = add0, b = mul1, out = add1);
11
        ShiftLeft(in = shift1, out = shift2):
12
13
        Mux16(a[0..14] = false, b = shift2, sel = b[2], out = mul2);
14
        Add16(a = add1, b = mul2, out = add2);
15
        ShiftLeft(in = shift2, out = shift3);
16
17
18
        Mux16(a[0..14] = false, b = shift3, sel = b[3], out = mul3);
        Add16(a = add2, b = mul3, out = add3);
19
        ShiftLeft(in = shift3, out = shift4);
20
21
        Mux16(a[0..14] = false, b = shift4, sel = b[4], out = mul4);
22
23
        Add16(a = add3, b = mul4, out = add4);
        ShiftLeft(in = shift4, out = shift5);
24
25
26
        Mux16(a[0..14] = false, b = shift5, sel = b[5], out = mul5);
        Add16(a = add4, b = mul5, out = add5);
27
        ShiftLeft(in = shift5, out = shift6);
28
29
        Mux16(a[0..14] = false, b = shift6, sel = b[6], out = mul6);
30
        Add16(a = add5, b = mul6, out = add6);
31
32
        ShiftLeft(in = shift6, out = shift7);
33
        Mux16(a[0..14] = false, b = shift7, sel = b[7], out = mul7);
34
        Add16(a = add6, b = mul7, out = add7);
35
        ShiftLeft(in = shift7, out = shift8);
36
37
        Mux16(a[0..14] = false, b = shift8, sel = b[8], out = mul8);
38
39
        Add16(a = add7, b = mul8, out = add8);
40
        ShiftLeft(in = shift8, out = shift9);
41
42
        Mux16(a[0..14] = false, b = shift9, sel = b[9], out = mul9);
        Add16(a = add8, b = mul9, out = add9);
43
        ShiftLeft(in = shift9, out = shift10);
44
45
        Mux16(a[0..14] = false, b = shift10, sel = b[10], out = mul10);
46
47
        Add16(a = add9, b = mul10, out = add10);
        ShiftLeft(in = shift10, out = shift11);
48
49
        Mux16(a[0..14] = false, b = shift11, sel = b[11], out = mul11);
50
        Add16(a = add10, b = mul11, out = add11);
51
        ShiftLeft(in = shift11, out = shift12);
52
53
        Mux16(a[0..14] = false, b = shift12, sel = b[12], out = mul12);
54
        Add16(a = add11, b = mul12, out = add12);
55
        ShiftLeft(in = shift12, out = shift13);
57
        Mux16(a[0..14] = false, b = shift13, sel = b[13], out = mul13);
58
        Add16(a = add12, b = mul13, out = add13);
```

```
60
      ShiftLeft(in = shift13, out = shift14);
61
      62
63
64
      ShiftLeft(in = shift14, out = shift15);
65
      Mux16(a[0..14] = false, b = shift15, sel = b[15], out = mul15);
66
67
68
69
70
71
72
73
74
75 }
```

8 ShiftLeft.hdl

9 ShiftRight.hdl