Contents

1	README	2
2	a/Bit.hdl	3
3	a/PC.hdl	4
4	a/RAM64.hdl	5
5	a/RAM8.hdl	6
6	a/Register.hdl	7
7	b/RAM16K.hdl	8
8	b/RAM4K.hdl	9
9	b/RAM512.hdl	10

1 README

```
roigreenberg,inbaravni
1
    Roi Greenberg, ID 30557123, roi.greenberg@mail.huji.ac.il
    Inbar Avni, ID 201131760, inbar.avni@mail.huji.ac.il
4
    _____
                             Project 3 - Sequential Chips
8
9
10
    Submitted Files
11
12
13 README - This file.
    Bit.hdl - 1-bit register.
14
    Register.hdl - 16-bit register.
15
   RAM8.hdl - 16-bit / 8-register memory.
16
   RAM64.hdl - 16-bit / 64-register memory.
RAM512.hdl - 16-bit / 512-register memory.
17
   RAM4K.hdl - 16-bit / 4096-register memory.
19
   RAM16K.hdl - 16-bit / 16384-register memory.
20
21
    PC.hdl - 16-bit program counter.
22
23
24
25
   Remarks
26
```

2 a/Bit.hdl

```
// This file is part of www.nand2tetris.org
2 // and the book "The Elements of Computing Systems"
    // by Nisan and Schocken, MIT Press.
   // File name: projects/03/a/Bit.hdl
5
6
     * 1-bit register:
     * If load[t] == 1 then out[t+1] = in[t]
9
                       else out does not change (out[t+1] = out[t])
10
11
    CHIP Bit {
12
        IN in, load;
13
        OUT out;
14
15
16
        /\!/ save the state or have a new value, depends on the load value
17
        Mux(a=out1, b=in, sel=load, out=in1);
18
        // set the value in case of maintaining the value
        DFF(in=in1, out=out1, out=out);
20
   }
^{21}
```

3 a/PC.hdl

```
// This file is part of www.nand2tetris.org
2 // and the book "The Elements of Computing Systems"
    // by Nisan and Schocken, MIT Press.
    // File name: projects/03/a/PC.hdl
6
     * A 16-bit counter with load and reset control bits.
     * if
               (reset[t] == 1) out[t+1] = 0
     * else if (load[t] == 1) out[t+1] = in[t]

* else if (inc[t] == 1) out[t+1] = out[t] + 1 (integer addition)
9
10
                                out[t+1] = out[t]
11
     * else
     */
12
13
    CHIP PC {
14
        IN in[16],load,inc,reset;
15
        OUT out[16];
16
17
        PARTS:
18
         // check if out is a new value, and not maintaining the out value
        Or(a=load, b=inc, out=tmp);
20
21
        Or(a=tmp, b=reset, out=superload);
22
         // set the out value in case of increment
        Inc16(in=out1, out=afterinc);
23
24
         // determine the value for out
25
        Mux16(a=afterload, b=false, sel=reset, out=afterreset);
        Mux16(a=afterinc, b=in, sel=load, out=afterload);
26
        Register(in=afterreset, load=superload, out=out1, out=out);
28
   }
29
```

4 a/RAM64.hdl

```
// This file is part of www.nand2tetris.org
   // and the book "The Elements of Computing Systems"
    // by Nisan and Schocken, MIT Press.
    // File name: projects/03/a/RAM64.hdl
5
6
     * Memory of 64 registers, each 16 bit-wide. Out holds the value
     \ast stored at the memory location specified by address. If load==1, then
9
     * the in value is loaded into the memory location specified by address
10
     st (the loaded value will be emitted to out from the next time step onward).
11
12
    CHIP RAM64 {
13
        IN in[16], load, address[6];
14
        OUT out[16];
15
16
        PARTS:
17
18
        \ensuremath{//} set the value specified by in to certain ram8 according the address
19
        DMux8Way(in=load, sel=address[3..5], a=load1, b=load2, c=load3, d=load4, e=load5, f=load6, g=load7, h=load8);
        // do ram8 to all the eight
20
        {\tt RAM8(in=in,\ out=out1,\ load=load1,\ address=address[0..2]);}
21
        RAM8(in=in, out=out2, load=load2, address=address[0..2]);
22
        RAM8(in=in, out=out3, load=load3, address=address[0..2]);
23
24
        RAM8(in=in, out=out4, load=load4, address=address[0..2]);
        RAM8(in=in, out=out5, load=load5, address=address[0..2]);
25
        RAM8(in=in, out=out6, load=load6, address=address[0..2]);
26
        RAM8(in=in, out=out7, load=load7, address=address[0..2]);
        RAM8(in=in, out=out8, load=load8, address=address[0..2]);
28
29
        // output the selected register value
        Mux8Way16(a=out1, b=out2, c=out3, d=out4, e=out5, f=out6, g=out7, h=out8, sel=address[3..5], out=out);
30
    }
31
```

5 a/RAM8.hdl

```
// This file is part of www.nand2tetris.org
   // and the book "The Elements of Computing Systems"
    // by Nisan and Schocken, MIT Press.
    // File name: projects/03/a/RAM8.hdl
5
6
     * Memory of 8 registers, each 16 bit-wide. Out holds the value
     \ast stored at the memory location specified by address. If load==1, then
9
     * the in value is loaded into the memory location specified by address
     \boldsymbol{\ast} (the loaded value will be emitted to out from the next time step onward).
10
11
12
    CHIP RAM8 {
13
         IN in[16], load, address[3];
14
         OUT out[16];
15
16
        PARTS:
17
18
        \ensuremath{//} set the value specified by in to certain register according the address
19
        DMux8Way(in=load, sel=address, a=load1, b=load2, c=load3, d=load4, e=load5, f=load6, g=load7, h=load8);
        // do registers to all the eight
20
21
        Register(in=in, out=reg1, load=load1);
22
         Register(in=in, out=reg2, load=load2);
        Register(in=in, out=reg3, load=load3);
23
24
        Register(in=in, out=reg4, load=load4);
25
        Register(in=in, out=reg5, load=load5);
        Register(in=in, out=reg6, load=load6);
26
         Register(in=in, out=reg7, load=load7);
         Register(in=in, out=reg8, load=load8);
28
29
         // output the selected register value
        Mux8Way16(a=reg1, b=reg2, c=reg3, d=reg4, e=reg5, f=reg6, g=reg7, h=reg8, sel=address, out=out);
30
    }
31
```

6 a/Register.hdl

```
// This file is part of www.nand2tetris.org
   // and the book "The Elements of Computing Systems"
     // by Nisan and Schocken, MIT Press.
    // File name: projects/03/a/Register.hdl
6
     * 16-bit register:
      * If load[t] == 1 then out[t+1] = in[t]
9
      * else out does not change
10
11
     CHIP Register {
12
         IN in[16], load;
13
         OUT out[16];
14
15
16
         PARTS:
         // 16 times of bit chip
17
         Bit(in=in[0], load=load, out=out[0]);
18
         Bit(in=in[1], load=load, out=out[1]);
         Bit(in=in[2], load=load, out=out[2]);
20
         Bit(in=in[3], load=load, out=out[3]);
21
         Bit(in=in[4], load=load, out=out[4]);
Bit(in=in[5], load=load, out=out[5]);
22
23
24
         Bit(in=in[6], load=load, out=out[6]);
         Bit(in=in[7], load=load, out=out[7]);
Bit(in=in[8], load=load, out=out[8]);
25
26
         Bit(in=in[9], load=load, out=out[9]);
         Bit(in=in[10], load=load, out=out[10]);
Bit(in=in[11], load=load, out=out[11]);
28
29
         Bit(in=in[12], load=load, out=out[12]);
30
         Bit(in=in[13], load=load, out=out[13]);
31
32
         Bit(in=in[14], load=load, out=out[14]);
33
         Bit(in=in[15], load=load, out=out[15]);
    }
34
```

7 b/RAM16K.hdl

```
// This file is part of www.nand2tetris.org
   // and the book "The Elements of Computing Systems"
    // by Nisan and Schocken, MIT Press.
    // File name: projects/03/b/RAM16K.hdl
6
     * Memory of 16K registers, each 16 bit-wide. Out holds the value
     \ast stored at the memory location specified by address. If load==1, then
9
     * the in value is loaded into the memory location specified by address
     \boldsymbol{\ast} (the loaded value will be emitted to out from the next time step onward).
10
11
12
    CHIP RAM16K {
13
         IN in[16], load, address[14];
14
         OUT out[16];
15
16
        PARTS:
17
        // set the value specified by in to certain \operatorname{ram4k} according the address
18
        DMux4Way(in=load, sel=address[12..13], a=load1, b=load2, c=load3, d=load4);
         // do ram4k to all the four
20
        RAM4K(in=in, out=out1, load=load1, address=address[0..11]);
21
22
         RAM4K(in=in, out=out2, load=load2, address=address[0..11]);
        RAM4K(in=in, out=out3, load=load3, address=address[0..11]);
23
24
        RAM4K(in=in, out=out4, load=load4, address=address[0..11]);
         // output the selected register value
25
        Mux4Way16(a=out1, b=out2, c=out3, d=out4, sel=address[12..13], out=out);
26
```

8 b/RAM4K.hdl

```
// This file is part of www.nand2tetris.org
   // and the book "The Elements of Computing Systems"
    // by Nisan and Schocken, MIT Press.
    // File name: projects/03/b/RAM4K.hdl
5
6
     \boldsymbol{\ast} Memory of 4K registers, each 16 bit-wide. Out holds the value
     \ast stored at the memory location specified by address. If load==1, then
9
     * the in value is loaded into the memory location specified by address
10
     st (the loaded value will be emitted to out from the next time step onward).
11
12
    CHIP RAM4K {
13
        IN in[16], load, address[12];
14
        OUT out[16];
15
16
        PARTS:
17
18
        // set the value specified by in to certain ram512 according the address
        DMux8Way(in=load, sel=address[9..11], a=load1, b=load2, c=load3, d=load4, e=load5, f=load6, g=load7, h=load8);
19
        // do ram512 to all the eight
20
        RAM512(in=in, out=out1, load=load1, address=address[0..8]);
21
22
        RAM512(in=in, out=out2, load=load2, address=address[0..8]);
        RAM512(in=in, out=out3, load=load3, address=address[0..8]);
23
24
        RAM512(in=in, out=out4, load=load4, address=address[0..8]);
        RAM512(in=in, out=out5, load=load5, address=address[0..8]);
25
        RAM512(in=in, out=out6, load=load6, address=address[0..8]);
26
        RAM512(in=in, out=out7, load=load7, address=address[0..8]);
        RAM512(in=in, out=out8, load=load8, address=address[0..8]);
28
29
        // output the selected register value
        Mux8Way16(a=out1, b=out2, c=out3, d=out4, e=out5, f=out6, g=out7, h=out8, sel=address[9..11], out=out);
30
    }
31
```

9 b/RAM512.hdl

```
// This file is part of the materials accompanying the book
   // "The Elements of Computing Systems" by Nisan and Schocken,
    // MIT Press. Book site: www.idc.ac.il/tecs
    // File name: projects/03/b/RAM512.hdl
5
6
     * Memory of 512 registers, each 16 bit-wide. Out holds the value
     \ast stored at the memory location specified by address. If load==1, then
9
     * the in value is loaded into the memory location specified by address
10
     st (the loaded value will be emitted to out from the next time step onward).
11
12
    CHIP RAM512 {
13
        IN in[16], load, address[9];
14
        OUT out[16];
15
16
        PARTS:
17
18
        // set the value specified by in to certain {\tt ram64} according the address
        DMux8Way(in=load, sel=address[6..8], a=load1, b=load2, c=load3, d=load4, e=load5, f=load6, g=load7, h=load8);
19
        // do ram64 to all the eight
20
        RAM64(in=in, out=out1, load=load1, address=address[0..5]);
21
22
        RAM64(in=in, out=out2, load=load2, address=address[0..5]);
        RAM64(in=in, out=out3, load=load3, address=address[0..5]);
23
24
        RAM64(in=in, out=out4, load=load4, address=address[0..5]);
        RAM64(in=in, out=out5, load=load5, address=address[0..5]);
25
        RAM64(in=in, out=out6, load=load6, address=address[0..5]);
26
        RAM64(in=in, out=out7, load=load7, address=address[0..5]);
        RAM64(in=in, out=out8, load=load8, address=address[0..5]);
28
29
        // output the selected register value
        Mux8Way16(a=out1, b=out2, c=out3, d=out4, e=out5, f=out6, g=out7, h=out8, sel=address[6..8], out=out);
30
    }
31
```