

Contents

1	README	2
2	ALU.hdl	3
3	Add16.hdl	5
4	FullAdder.hdl	6
5	HalfAdder.hdl	7
6	Inc16.hdl	8
7	Mul.hdl	9
8	ShiftLeft.hdl	11
9	ShiftRight.hdl	12

1 README

```
1  roigreenberg,inbaravni
2
3  =====
4
5  Roi Greenberg, ID 30557123, roi.greenberg@mail.huji.ac.il
6  Inbar Avni, ID 201131760, inbar.avni@mail.huji.ac.il
7
8  =====
9
10
11
12          Project 2 - Combinational Chips
13          -----
14
15
16
17
18
19
20
21 Submitted Files
22
23 -----
24
25 README - This file.
26
27 HalfAdder.hdl - The HalfAdder chip.
28 FullAdder.hdl - The FullAdder chip.
29 Add16.hdl - 16-bit Adder chip.
30 Inc16.hdl - 16-bit Incrementer chip.
31 ALU.hdl - Arithmetic Logic Unit chip.
32 ShiftLeft.hdl - A chip that multiply by 2 its input (the sign should not change).
33 ShiftRight.hdl - A chip that divide by 2 its input (the sign should not change).
34 Mul.hdl - A chip that multiply 2 numbers.
35
36
37
38
39
40
41 Remarks
42
43 -----
44
45 * No remarks for that time.
```

2 ALU.hdl

```
1 // This file is part of www.nand2tetris.org
2 // and the book "The Elements of Computing Systems"
3 // by Nisan and Schocken, MIT Press.
4 // File name: projects/02/ALU.hdl
5
6 /**
7  * The ALU (Arithmetic Logic Unit).
8  * Computes one of the following functions:
9  * x+y, x-y, y-x, 0, 1, -1, x, y, -x, -y, !x, !y,
10 * x+1, y+1, x-1, y-1, x&y, x|y on two 16-bit inputs,
11 * according to 6 input bits denoted zx,nx,zy,ny,f,no.
12 * In addition, the ALU computes two 1-bit outputs:
13 * if the ALU output == 0, zr is set to 1; otherwise zr is set to 0;
14 * if the ALU output < 0, ng is set to 1; otherwise ng is set to 0.
15 */
16
17 // Implementation: the ALU logic manipulates the x and y inputs
18 // and operates on the resulting values, as follows:
19 // if (zx == 1) set x = 0 // 16-bit constant
20 // if (nx == 1) set x = !x // bitwise not
21 // if (zy == 1) set y = 0 // 16-bit constant
22 // if (ny == 1) set y = !y // bitwise not
23 // if (f == 1) set out = x + y // integer 2's complement addition
24 // if (f == 0) set out = x & y // bitwise and
25 // if (no == 1) set out = !out // bitwise not
26 // if (out == 0) set zr = 1
27 // if (out < 0) set ng = 1
28
29 CHIP ALU {
30     IN
31         x[16], y[16], // 16-bit inputs
32         zx, // zero the x input?
33         nx, // negate the x input?
34         zy, // zero the y input?
35         ny, // negate the y input?
36         f, // compute out = x + y (if 1) or x & y (if 0)
37         no; // negate the out output?
38
39     OUT
40         out[16], // 16-bit output
41         zr, // 1 if (out == 0), 0 otherwise
42         ng; // 1 if (out < 0), 0 otherwise
43
44     PARTS:
45         // zero the x input if needed
46         Mux16(a = x, b = false, sel = zx, out = afterZx);
47
48         // not the x input if needed
49         Not16(in = afterZx, out = afterNx);
50
51         // choose between the afterZx and afterNx
52         Mux16(a = afterZx, b = afterNx, sel = nx, out = xAfterAll);
53
54         // zero the y input if needed
55         Mux16(a = y, b = false, sel = zy, out = afterZy);
56
57         // not the y input if needed
58         Not16(in = afterZy, out = afterNy);
59 }
```

```

60 // choose between the afterZy and afterNy
61 Mux16(a = afterZy, b = afterNy, sel = ny, out = yAfterAll);
62
63 // do Add if needed
64 Add16(a = xAfterAll, b = yAfterAll, out = outAdd);
65
66 // do And if needed
67 And16(a = xAfterAll, b = yAfterAll, out = outAnd);
68
69 // choose between Add and And
70 Mux16(a = outAnd, b = outAdd, sel = f, out = middleOut);
71
72 // do not on output
73 Not16(in = middleOut, out = notMiddleOut);
74
75 // take the not-output value if needed
76 Mux16(a = middleOut, b = notMiddleOut, sel = no, out[0..7] = out07, out[8..14] = out814, out[15] = out15);
77
78 // determine if negative output
79 And(a = out15, b = true, out = ng);
80
81 // determine if output is zero
82 Or8Way(in = out07, out = or1);
83 Or8Way(in[0..6] = out814, in[7] = out15, out = or2);
84 Or(a = or1, b = or2, out = or);
85 Not(in = or, out = zr);
86
87 // the out
88 And16(a[0..7] = out07, a[8..14] = out814, a[15] = out15, b = true, out = out);
89 }

```

3 Add16.hdl

```
1  // This file is part of www.nand2tetris.org
2  // and the book "The Elements of Computing Systems"
3  // by Nisan and Schocken, MIT Press.
4  // File name: projects/02/Adder16.hdl
5
6  /**
7   * Adds two 16-bit values.
8   * The most significant carry bit is ignored.
9   */
10
11 CHIP Add16 {
12     IN a[16], b[16];
13     OUT out[16];
14
15     PARTS:
16     HalfAdder(a = a[0], b = b[0], sum = out[0], carry = middlecarry0);
17     FullAdder(a = a[1], b = b[1], c = middlecarry0, sum = out[1], carry = middlecarry1);
18     FullAdder(a = a[2], b = b[2], c = middlecarry1, sum = out[2], carry = middlecarry2);
19     FullAdder(a = a[3], b = b[3], c = middlecarry2, sum = out[3], carry = middlecarry3);
20     FullAdder(a = a[4], b = b[4], c = middlecarry3, sum = out[4], carry = middlecarry4);
21     FullAdder(a = a[5], b = b[5], c = middlecarry4, sum = out[5], carry = middlecarry5);
22     FullAdder(a = a[6], b = b[6], c = middlecarry5, sum = out[6], carry = middlecarry6);
23     FullAdder(a = a[7], b = b[7], c = middlecarry6, sum = out[7], carry = middlecarry7);
24     FullAdder(a = a[8], b = b[8], c = middlecarry7, sum = out[8], carry = middlecarry8);
25     FullAdder(a = a[9], b = b[9], c = middlecarry8, sum = out[9], carry = middlecarry9);
26     FullAdder(a = a[10], b = b[10], c = middlecarry9, sum = out[10], carry = middlecarry10);
27     FullAdder(a = a[11], b = b[11], c = middlecarry10, sum = out[11], carry = middlecarry11);
28     FullAdder(a = a[12], b = b[12], c = middlecarry11, sum = out[12], carry = middlecarry12);
29     FullAdder(a = a[13], b = b[13], c = middlecarry12, sum = out[13], carry = middlecarry13);
30     FullAdder(a = a[14], b = b[14], c = middlecarry13, sum = out[14], carry = middlecarry14);
31     FullAdder(a = a[15], b = b[15], c = middlecarry14, sum = out[15], carry = ignoredBit);
32 }
```

4 FullAdder.hdl

```
1 // This file is part of www.nand2tetris.org
2 // and the book "The Elements of Computing Systems"
3 // by Nisan and Schocken, MIT Press.
4 // File name: projects/02/FullAdder.hdl
5
6 /**
7  * Computes the sum of three bits.
8  */
9
10 CHIP FullAdder {
11     IN a, b, c; // 1-bit inputs
12     OUT sum,     // Right bit of a + b + c
13         carry;  // Left bit of a + b + c
14
15     PARTS:
16     HalfAdder(a = a, b = b, sum = middleSum, carry = carry1);
17     HalfAdder(a = middleSum, b = c, sum = sum, carry = carry2);
18     Or(a = carry1, b = carry2, out = carry);
19 }
```

5 HalfAdder.hdl

```
1 // This file is part of www.nand2tetris.org
2 // and the book "The Elements of Computing Systems"
3 // by Nisan and Schocken, MIT Press.
4 // File name: projects/02/HalfAdder.hdl
5
6 /**
7  * Computes the sum of two bits.
8  */
9
10 CHIP HalfAdder {
11     IN a, b;      // 1-bit inputs
12     OUT sum,      // Right bit of a + b
13         carry;    // Left bit of a + b
14
15     PARTS:
16         Xor(a = a, b = b, out = sum);
17         And(a = a, b = b, out = carry);
18 }
```

6 Inc16.hdl

```
1 // This file is part of www.nand2tetris.org
2 // and the book "The Elements of Computing Systems"
3 // by Nisan and Schocken, MIT Press.
4 // File name: projects/02/Inc16.hdl
5
6 /**
7  * 16-bit incrementer:
8  * out = in + 1 (arithmetic addition)
9  */
10
11 CHIP Inc16 {
12     IN in[16];
13     OUT out[16];
14
15     PARTS:
16     Add16(a = in, b[0] = true, b[1..15] = false, out = out);
17 }
```


7 Mul.hdl

```
1  CHIP Mul{
2      IN a[16], b[16];
3      OUT out[16];
4
5      PARTS:
6      Mux16(a[0..14] = false, b = a, sel = b[0], out = mul0);
7      Add16(a = false, b = mul0, out = add0);
8      ShiftLeft(in = a, out = shift1);
9
10     Mux16(a[0..14] = false, b = shift1, sel = b[1], out = mul1);
11     Add16(a = add0, b = mul1, out = add1);
12     ShiftLeft(in = shift1, out = shift2);
13
14     Mux16(a[0..14] = false, b = shift2, sel = b[2], out = mul2);
15     Add16(a = add1, b = mul2, out = add2);
16     ShiftLeft(in = shift2, out = shift3);
17
18     Mux16(a[0..14] = false, b = shift3, sel = b[3], out = mul3);
19     Add16(a = add2, b = mul3, out = add3);
20     ShiftLeft(in = shift3, out = shift4);
21
22     Mux16(a[0..14] = false, b = shift4, sel = b[4], out = mul4);
23     Add16(a = add3, b = mul4, out = add4);
24     ShiftLeft(in = shift4, out = shift5);
25
26     Mux16(a[0..14] = false, b = shift5, sel = b[5], out = mul5);
27     Add16(a = add4, b = mul5, out = add5);
28     ShiftLeft(in = shift5, out = shift6);
29
30     Mux16(a[0..14] = false, b = shift6, sel = b[6], out = mul6);
31     Add16(a = add5, b = mul6, out = add6);
32     ShiftLeft(in = shift6, out = shift7);
33
34     Mux16(a[0..14] = false, b = shift7, sel = b[7], out = mul7);
35     Add16(a = add6, b = mul7, out = add7);
36     ShiftLeft(in = shift7, out = shift8);
37
38     Mux16(a[0..14] = false, b = shift8, sel = b[8], out = mul8);
39     Add16(a = add7, b = mul8, out = add8);
40     ShiftLeft(in = shift8, out = shift9);
41
42     Mux16(a[0..14] = false, b = shift9, sel = b[9], out = mul9);
43     Add16(a = add8, b = mul9, out = add9);
44     ShiftLeft(in = shift9, out = shift10);
45
46     Mux16(a[0..14] = false, b = shift10, sel = b[10], out = mul10);
47     Add16(a = add9, b = mul10, out = add10);
48     ShiftLeft(in = shift10, out = shift11);
49
50     Mux16(a[0..14] = false, b = shift11, sel = b[11], out = mul11);
51     Add16(a = add10, b = mul11, out = add11);
52     ShiftLeft(in = shift11, out = shift12);
53
54     Mux16(a[0..14] = false, b = shift12, sel = b[12], out = mul12);
55     Add16(a = add11, b = mul12, out = add12);
56     ShiftLeft(in = shift12, out = shift13);
57
58     Mux16(a[0..14] = false, b = shift13, sel = b[13], out = mul13);
59     Add16(a = add12, b = mul13, out = add13);
```

```
60     ShiftLeft(in = shift13, out = shift14);
61
62     Mux16(a[0..14] = false, b = shift14, sel = b[14], out = mul14);
63     Add16(a = add13, b = mul14, out = add14);
64     ShiftLeft(in = shift14, out = shift15);
65
66     Mux16(a[0..14] = false, b = shift15, sel = b[15], out = mul15);
67
68
69
70
71
72
73
74
75 }
```

8 ShiftLeft.hdl

```
1  CHIP ShiftLeft{
2      IN in[16];
3      OUT out[16];
4
5      PARTS:
6          Add16(a = in, b = in, out[0..14] = out[0..14], out[15] = ignoredBit);
7          // the sign bit
8          And(a = in[15], b = true, out = out[15]);
9  }
```

9 ShiftRight.hdl

```
1  CHIP ShiftRight{
2      IN in[16];
3      OUT out[16];
4
5      PARTS:
6          And16(a[1..15] = in[1..15], b = true, out[1..14] = out[0..13], out[15] = out[14], out[15] = out[15]);
7  }
```