


طراحی Full adder



xor و اور

a	b	cin	Sum	cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

نتیجہ حاصل ہوا

$$\text{Sum} = C_i \text{ xor } A \text{ xor } B$$

AB

cin	00	01	11	10
0	0	1	0	1
1	1	0	1	0


AB

cin	00	01	11	10
0	0	0	1	0
1	0	1	1	1

$$\text{cout} = (A+B) C_i + AB$$

$$\text{cout} = AC_i + BC_i + AB$$


$$\begin{cases} X \oplus 0 = X \\ X \oplus 1 = X' \end{cases}$$



$$A + (-B) = A + B' + 1$$

بایستاقی xor

بایستاقی cin



full adder s

```
module full_adder (
    input a,
    input b,
    input cin,
    output sum,
    output cout
);
    wire x1, x2, x3;
    xor (sum, a, b, cin);
    and (x1, a, b);
    and (x2, a, cin);
    and (x3, b, cin);
    or (cout, x1, x2, x3);
end module
```

```
module add_sub (
    input a,
    input b,
    input cin,
    input sel,
    output sum,
    output cout
);
    xor (y, sel, b);
    full_adder (a, y, cin, sum, cout);
end module
```

اولی درجہ

دست کردن به سبب تفریق نشدنی

```
module adder_subtractor_4bit (
```

```
    input [3:0] A,
```

```
    input [3:0] B,
```

```
    input sel,
```

```
    output [3:0] S,
```

```
    output co
```

```
);
```

```
    wire [2:0] cout;
```

```
    add-sub a0(A[0], B[0], sel, cinsel, S[0], cout[0]);
```

```
    add-sub a1(A[1], B[1], cout[0], sel, S[1], cout[1]);
```

```
    add-sub a2(A[2], B[2], cout[1], sel, S[2], cout[2]);
```

```
    add-sub a3(A[3], B[3], cout[2], sel, S[3], co);
```

```
endmodule
```

with delay :

{ AND ~ نافي
or ~ ابي } { xor ~ نافي
Not ~ عكس }

Full adder delay :

```
module full-adder-delay (
```

```
    input a,
```

```
    input b,
```

```
    input cin,
```

```
    output sum,
```

```
    output cout
```

```
);
```

```
    wire x1, x2, x3;
```

```
    xor #10 (sum, a, b, cin);
```

```
    and #5
```

```
        and1 (x1, a, b),
```

```
        and2 (x2, a, cin),
```

```
        and3 (x3, cin, b);
```

```
    or #10 (cout, x1, x2, x3);
```

```
endmodule
```

add-sub-delay

```
module add-sub-delay (
```

```
    input a,
```

```
    input b,
```

```
    input cin,
```

```
    input sel,
```

```
    output sum,
```

```
    output cout
```

```
);
```

```
    wire y;
```

```
    xor #10 y (a, b, sel);
```

```
    full-adder-delay f1(a, y, cin, sum, cout)
```

```
module adder-subtractor_4bit_delay(
```

```
    input [3:0] A,
```

```
    input [3:0] B,
```

```
    input sel,
```

```
    output [3:0] S,
```

```
    output co
```

```
);
```

```
    wire [2:0] cout;
```

```
    add_sub_delay a0 (A[0], B[0], sel, sel, S[0], cout[0]);
```

```
    add_sub_delay a1 (A[1], B[1], cout[0], sel, S[1], cout[1]);
```

```
    add_sub_delay a2 (A[2], B[2], cout[1], sel, S[2], cout[2]);
```

```
    add_sub_delay a3 (A[3], B[3], cout[2], sel, S[3], co);
```

```
endmodule
```