

```
module adder-subtractor-tbit (
    input [3:0] As
     input [3:0]B)
      input sel,
      output [3:0]5,
      output co
                                           وهما الحدودة برادردودد
   );
     wire[2:0]cout;
      add-sub ao(Aroj, Broj, sel , sel, sroj, cout roj);
      add-sub at (Art), Brij, cout (0) ser, s[1], cout [1]);
      add-sub as (AT2), BT2), cout(7) see, ST2], cout(2]);
      add-sub a3 (A73), B[3], cour [2], ser, 8 [3] co);
    end module
 with delay &
  add-sub-delay
Full ddderdelay ?
                                         module add-sub-gelay (
    module full-adder-delay (
                                             input a,
         co tugai
                                             input by
          input bo
                                             subat cius
          input cins
                                             input sels
          output sum,
                                             output sums
          two tug two
                                             output cout
                                        );
   13
      i Execx, 1x sun
                                           wirey;
      xoi #10 (sum, asbscin);
                                           x0, $10 X7 (ysb, sel):
      and 45
          and 1 (xi, a,b),
                                           full-adder-delay fl (asyscinssum cout)
          and 2 ( XY, as cin)
          end's (x+ o chos);
      ¿(4xexx cixe + co) 1 10 9x va
     endmodule
```

```
adder-subtractor-tbit-delay(
module
          , A COSE ] HUgni
           · 8 [0:27 + Hq ni
            input sel,
            DUT PUT [3:0] S)
            out put co
      );
     wire [ 2:0] cout;
      add-sub-delay
                        ; ([a7 1000 e [07 2 c 1 92 c [07 8 , [07 A) 00
      add-sub-delay
                         ([[1] + wase [1]3, 192, [07 + wase [17]8, [17] + 10
       add-sub-delay
                         aa (ATQ], BTQ], out[7], Sel, STQ], cout[Q]);
       add-Sub-delay
                         a3 (A [3], B[3], cout[2], se1, S[3], so);
      end module
```