



$$D1 = S + A$$

$$S = B \cdot Q1'$$

$$A = S + B$$

$$Y = Q1$$

$$D2 = (Q1' + D1)'$$

$$R = Q1' \cdot B$$

$$Z = Q1' \cdot R =$$

$$Z = Q1' + (Q1' \cdot B)$$

↳ D-FF

D	Q	Q ⁺
0	0	0
0	1	0
1	0	1
1	1	1

مقایسه با D برای است.

present state		inputs		next state		outputs	
Q1(t)	Q2(t)	A	B	R	S	Y	Z
0	0	0	0	0	0	0	0
0	0	0	1	1	1	0	0
0	0	1	0	0	0	1	0
0	0	1	1	1	1	0	0
0	1	0	0	0	0	0	0
0	1	0	1	0	0	0	0
0	1	1	0	0	0	1	0
0	1	1	1	0	0	0	0
1	0	0	0	0	0	1	0
1	0	0	1	1	1	0	1
1	0	1	0	0	0	1	0
1	0	1	1	1	1	0	0
1	1	0	0	0	0	0	1
1	1	0	1	0	0	0	1
1	1	1	0	0	0	1	0
1	1	1	1	0	0	0	0

این مدار

Moore است

تیرا خروجی ها و است

به clock یا فلپ فلاپ است

```
module seq-circuit (
```

```
    input rst,
```

```
    input clk,
```

```
    input a,
```

```
    input b,
```

```
    output y,
```

```
    output z
```

```
);
```

```
    wire [3:0] w;
```

```
    wire qp1, qp2;
```

```
    and #10 g1(w[0], b, qp2);
```

```
    or #10 g2(w[1], a, w[0]);
```

```
    nand #10 g3(w[2], w[1], qp1);
```

```
    and #10 g4(w[3], b, qp2);
```

```
    dfflop-negedge g5(.din[w[1]], .clk(clk), .rst(rst), .qout(y), .qbout(qp1));
```

```
    g6(.din[w[2]], .clk(clk), .rst(rst), .qout(z), .qbout(qp2));
```

```
    or #10 g7(z, qp1, w[3]);
```

```
module dfflop-negedge (
```

```
    input rst,
```

```
    input clk,
```

```
    input din,
```

```
    out reg qout
```

```
); output qbout
```

```
always @(negedge clk or posedge rst)
```

```
    #5
```

```
    begin
```

```
        if (rst == 1'b1)
```

```
            qout <= 1'b1;
```

```
        else
```

```
            qout <= din;
```

```
    end
```

```
    assign qbout = ~qout;
```

```
endmodule
```