

National Cheng Kung University

Department of Electrical Engineering

Introduction to VLSI CAD (Spring 2022)

Lab Session 3

Design of ALU and Fixed point Multiplication

Name	Student ID	
鄭智宇	E94096110	
Practical Sections:	Points	Marks
Prob A	20	
Prob B	30	
Prob C	30	
Report	15	
File hierarchy, naming...etc.	5	
Notes		

Due Date: 15:00, March 08, 2023 @ moodle

Deliverables

- 1) All Verilog codes including testbenches for each problem should be uploaded.
NOTE: Please **DO NOT** include source code in the paper report!
- 2) All homework requirements should be uploaded in this file hierarchy or you will not get the full credit.
NOTE: Please **DO NOT** upload waveforms!
- 3) Important! TA will use the command in Appendix A to check your design under SoC Lab environment, if your code can not be recompiled by TA successfully using the commands, you will not get the full credit.
- 4) If you upload a dead body which we can't even compile you will get **NO** credit!
- 5) All Verilog file should get at least **90%** superLint Coverage.
- 6) File hierarchy should not be changed; it may cause your code can not be recompiled by TA successfully using the autograding commands





Fig.1 File hierarchy for Homework submission

Objectives:

Learn how to design an ALU.

Prob A: Arithmetic Logic Unit




1. Based on the reference code, please implement the following operations.

alu_op	Operation	Description
00000	ADD	$\text{alu_out} = \text{src1}_{\text{signed}} + \text{src2}_{\text{signed}}$
00001	SUB	$\text{alu_out} = \text{src1}_{\text{signed}} - \text{src2}_{\text{signed}}$
00010	OR	$\text{alu_out} = \text{src1} \mid \text{src2}$
00011	AND	$\text{alu_out} = \text{src1} \& \text{src2}$
00100	XOR	$\text{alu_out} = \text{src1} \wedge \text{src2}$
00101	NOT	$\text{alu_out} = \sim \text{src1}$
00110	NAND	$\text{alu_out} = \sim(\text{src1} \& \text{src2})$
00111	NOR	$\text{alu_out} = \sim(\text{src1} \mid \text{src2})$


alu_op	Operation	Description
01000	MAX	$\text{alu_out} = \max\{\text{src1}_{\text{signed}}, \text{src2}_{\text{signed}}\}$
01001	MIN	$\text{alu_out} = \min\{\text{src1}_{\text{signed}}, \text{src2}_{\text{signed}}\}$
01010	ABS	$\text{alu_out} = \text{src1}_{\text{signed}} $
01011	SLT	$\text{alu_out} = (\text{src1}_{\text{signed}} < \text{src2}_{\text{signed}}) ? 32'd1 : 32'd0$
01100	SLTU	$\text{alu_out} = (\text{src1}_{\text{unsigned}} < \text{src2}_{\text{unsigned}}) ? 32'd1 : 32'd0$
01101	SRA	$\text{alu_out} = \text{src1}_{\text{signed}} \ggg \text{src2}_{\text{unsigned}}$
01110	SLA	$\text{alu_out} = \text{src1}_{\text{signed}} \lll \text{src2}_{\text{unsigned}}$
01111	SRL	$\text{alu_out} = \text{src1}_{\text{unsigned}} \gg \text{src2}_{\text{unsigned}}$
10000	SLL	$\text{alu_out} = \text{src1}_{\text{unsigned}} \ll \text{src2}_{\text{unsigned}}$
10001	ROTR	$\text{alu_out} = \text{src1}$ rotate right by "src2 bits"
10010	ROTL	$\text{alu_out} = \text{src1}$ rotate left by "src2 bits"
10011	ADDU	$\text{alu_out} = \text{src1}_{\text{unsigned}} + \text{src2}_{\text{unsigned}}$

■ **Please attach your design waveforms.**

Your simulation result on the terminal.



Your waveform :




Step1 : ssrc1 = src1 的 signed 型態

ssrc2 = src2 的 signed 型態

Step2: 利用 `ssrc1, src1, ssrc2, src2, alu op` 判斷 `alu overflow, alu out`

SuperLint Coverage



0 warning

Coverage : 100%

Prob B: Practice fixed point

Design your Verilog code with the following specifications: Number format: **unsigned** numbers.

- The frame code and testbench are given. Follow the frame code to finish this homework. The decimal part should be rounded.
- Follow the PPT file to synthesize your code.

After you synthesize your design, you may have some information about the circuit. Fill in the following form.

Timing (slack)	Area (total cell area)	Power (total)
19.16	79.031998	23.4755 uW

Please attach your design waveforms.


Your simulation result on the terminal.

```

Verilog compilation successful
Simulation successful
Results:
all_out: 16
out: 8
Timing: 19.16
Area: 79.031998
Power: 23.4755 uW
  
```

Your waveform (RTL & Synthesis) :


RTL:



Step1 : all_out (16bits) = in1(8bits)*in2(8bits)


Step2 : out(8bits) = all_out[15:8] + 4'd1 (須進位)
 = all_out[15:8] (不須進位)

Synthesis:



合成完後，在每個 step 間會出現延遲

SuperLint Coverage



1 warning

Coverage 約等於 95%

Prob C: Practice fixed point (signed)

Design your Verilog code with the following specifications: Number format: **signed** numbers.

- a. The frame code and testbench are given. Follow the frame code to finish this homework. The decimal part should be rounded.
- b.** Follow the PPT file to synthesize your code.

After you synthesize your design, you may have some information about the circuit. Fill in the following form

Timing (slack)	Area (total cell area)	Power (total)
18.96	107.492398	32.1012 uW

Please attach your design waveforms.

Your simulation result on the terminal.

```

Applications Places System
Terminal
File Edit View Search Terminal Help
msiarc
scollume run
in1 = f0, in2 = f0, out = 02
in1 = e8, in2 = 36, out = f7
in1 = e7, in2 = 36, out = f8


*****
**                                     |\  ||
** Congratulations !!               / 0.0 ||
**                                     /    ||
** Simulation PASS!!                ^^^^ ||
**                                     |w  ||
**                                     \w  ||
*****

Simulation complete via sfinish(1) at time 40 NS + 0
./Fixedpoint -tb.v:82 #20          sfinish ;
scollume exit
TQOL: xmvxrllog      20:09:5097: Exiting on Mar 03, 2023 at 16:32:34 CST (to
tal: 00:00:00)
visicadp (/home/user2/visi23/visi23181/Desktop/Lab3/ProbC %

```

Your waveform (RTL & Synthesis) :

RTL:



Step1: 統一將 in1, in2 換成正數 p_in1, p_in2

Step2 : $\max \text{ out (16bits)} = p_{\text{in1}}(8\text{bits}) * p_{\text{in2}}(8\text{bits})$

Step3 : t_out(8bit) = max_out[14:7], 取出 sign[7], integer[6:1], decimal[0]

Step4 : $\text{roundf}(8\text{bits}) = t_out(8\text{bits}) + 8'd1$ (須進位)
 $= t_out(8\text{bits})$ (不須進位)

Step5 :out(8bits) = 將 t out 轉為原本的 sign

The screenshot shows the Intel Quartus Prime IDE interface. The top menu bar includes 'Applications', 'Places', 'System', and 'Sat Mar'. The main window displays the 'Timing Diagram' for the 'ProbC' project. The diagram shows signals for 'PMS[2:0]', 'PMS[2:0]', 'PMS[2:0]', and 'PMS[2:0]' over time. Two red circles highlight specific signal transitions or errors in the timing diagram.

合成完後，在每個 **step** 間會出現延遲

The screenshot displays the SuperNet application interface, which is used for analyzing network traffic and files. The main window is titled "SuperNet" and shows a list of files in the "File List" pane on the left. The selected file is "filebin". The "Analysis Messages View" pane on the right shows the analysis results for the selected file, including a list of messages and their details. The "Analysis Messages View" pane is currently displaying the "filebin" file, which is a 1000-byte file. The analysis results show that the file is a valid ELF binary, and the analysis messages are displayed in the "Analysis Messages View" pane. The "Analysis Messages View" pane is currently displaying the "filebin" file, which is a 1000-byte file. The analysis results show that the file is a valid ELF binary, and the analysis messages are displayed in the "Analysis Messages View" pane.

1 warning

Coverage 大約等於 98%

At last, please write the lessons learned from this lab session, or some suggestions for this lab session. Thank you.

1. 學習到合成相關知識
2. reg、wire 的區別
3. 小數的 binary 表示方法

Appendix A : Commands we will use to check your homework

Problem		Command
ProbA	Compile	% ncverilog ALU.v
	Simulate	% ncverilog ALU_tb.v +define+FSDB +access+r
ProbB	Compile	% ncverilog fixedpoint.v
	Simulate	% ncverilog fixedpoint_tb.v +define+FSDB +access+r
	Synthesis	% ncverilog fixedpoint_tb.v +define+FSDB+syn +access+r
ProbC	Compile	% ncverilog fixedpoint_s.v
	Simulate	% ncverilog fixedpoint_s_tb.v +define+FSDB +access+r
	Synthesis	% ncverilog fixedpoint_s_tb.v +define+FSDB+syn +access+r