National Cheng Kung University

Department of Electrical Engineering

Introduction to VLSI CAD (Spring 2022)

Lab Session 3

Design of ALU and Fixed point Multiplication

Name	Student ID	
鄭智宇	E94096110	
Practical Sections:	Points	Marks
Prob A	20	
Prob B	30	
Prob C	30	
Report	15	
File hierarchy, naming…etc.	5	
Notes		

Due Date: 15:00, March 08, 2023 @ moodle

Deliverables

1) All Verilog codes including testbenches for each problem should be uploaded.
   NOTE: Please **DO NOT** include source code in the paper report!
2) All homework requirements should be uploaded in this file hierarchy or you will not get the full credit.
   NOTE: Please **DO NOT** upload waveforms!
3) Important! TA will use the command in Appendix A to check your design under SoC Lab environment, if your code can not be recompiled by TA successfully using the commands, you will not get the full credit.
4) If you upload a dead body which we can't even compile you will get **NO** credit!
5) All Verilog file should get at least 90% superLint Coverage.
6) File hierarchy should not be changed; it may cause your code can not be recompiled by TA successfully using the autograding commands



Fig.1 File hierarchy for Homework submission

Objectives:

Learn how to design an ALU.

Prob A: Arithmetic Logic Unit



1. Based on the reference code, please implement the following operations.

alu_op	Operation	Description
00000	ADD	alu_out = src1 signed + src2 signed
00001	SUB	alu_out = src1 signed - src2 signed
00010	OR	alu_out = src1 | src2
00011	AND	alu_out = src1 & src2
00100	XOR	alu_out = src1 ^ src2
00101	NOT	alu_out = ~src1
00110	NAND	alu_out = ~(src1 & src2)
00111	NOR	alu_out = ~(src1 | src2)

alu_op	Operation	Description
01000	MAX	alu_out = max{src1 signed , src2 signed }
01001	MIN	alu_out = min{src1 signed , src2 signed }
01010	ABS	alu_out = |src1 signed |
01011	SLT	alu_out = (src1 signed < src2 signed) ? 32'd1 : 32'd0
01100	SLTU	alu_out = (src1 unsigned < src2 unsigned) ? 32'd1 : 32'd0
01101	SRA	alu_out = src1 signed >>> src2 unsigned
01110	SLA	alu_out = src1 signed <<< src2 unsigned
01111	SRL	alu_out = src1 unsigned >> src2 unsigned
10000	SLL	alu_out = src1 unsigned << src2 unsigned
10001	ROTR	alu_out = src1 rotate right by "src2 bits"
10010	ROTL	alu_out = src1 rotate left by "src2 bits"
10011	ADDU	alu_out = src1 unsigned + src2 unsigned

■ **Please attach your design waveforms.**

Your simulation result on the terminal.



Your waveform :



Step1 : ssrc1 = src1 的 signed 型態

ssrc2 = src2 的 signed 型態

Step2 : 利用 ssrc1, src1, ssrc2, src2, alu_op 判斷 alu_overflow, alu_out

SuperLint Coverage



0 warning

Coverage : 100%

Design your Verilog code with the following specifications: Number format: unsigned numbers.

a. The frame code and testbench are given. Follow the frame code to finish this homework. The decimal part should be rounded.

b. Follow the PPT file to synthesize your code.

After you synthesize your design, you may have some information about the circuit. Fill in the following form.

Timing (slack)	Area (total cell area)	Power (total)
19.16	79.031998	23.4755 uW

Please attach your design waveforms.

Your simulation result on the terminal.



Your waveform (RTL & Synthesis) :

RTL:

Step1 : all_out (16bits) = in1(8bits)*in2(8bits)

Step2 : out(8bits) = all_out[15:8] + 4'd1 (須進位)

= all_out[15:8] (不須進位)

Synthesis:





合成完後，在每個 step 間會出現延遲

SuperLint Coverage



1 warning

Coverage 約等於 95%

Prob C: Practice fixed point (signed)

Design your Verilog code with the following specifications: Number format: signed numbers.

a. The frame code and testbench are given. Follow the frame code to finish this homework. The decimal part should be rounded.

b. Follow the PPT file to synthesize your code.

After you synthesize your design, you may have some information about the circuit. Fill in the following form

Timing (slack)	Area (total cell area)	Power (total)
18.96	107.492398	32.1012 uW

Please attach your design waveforms.

Your simulation result on the terminal.

Your waveform (RTL & Synthesis) :

RTL:



Step1 : 統一將 in1 , in2 換成正數 p_in1 , p_in2

Step2 : max_out (16bits) = p_in1(8bits)*p_in2(8bits)

Step3 : t_out(8bit) = max_out[14:7] ,取出 sign[7], integer[6:1], decimal[0]

Step4 : roundf(8bits) = t_out(8bits) + 8'd1 (須進位)

= t_out(8bits) (不須進位)

Step5 :out(8bits) = 將 t_out 轉為原本的 sign

Synthesis:



合成完後，在每個 step 間會出現延遲

SuperLint Coverage



1 warning

Coverage 大約等於 98%

At last, please write the lessons learned from this lab session, or some suggestions for this lab session. Thank you.

1. 學習到合成相關知識
2. **reg、wire** 的區別
3. 小數的 **binary** 表示方法

Appendix A : Commands we will use to check your homework

Problem		Command
ProbA	Compile	% ncverilog ALU.v
	Simulate	% ncverilog ALU_tb.v +define+FSDB +access+r
ProbB	Compile	% ncverilog fixedpoint.v
	Simulate	% ncverilog fixedpoint_tb.v +define+FSDB +access+r
	Synthesis	% ncverilog fixedpoint_tb.v +define+FSDB+syn +access+r
ProbC	Compile	% ncverilog fixedpoint_s.v
	Simulate	% ncverilog fixedpoint_s_tb.v +define+FSDB +access+r
	Synthesis	% ncverilog fixedpoint_s_tb.v +define+FSDB+syn +access+r