Ahn, J., Hong, S., Yoo, S., Mutlu, O., Choi, K.: A scalable processing-in-memory accelerator

for parallel graph processing. In: Computer Architecture (ISCA), 2015 ACM/IEEE 42nd

Annual International Symposium on. pp. 105–117. IEEE (2015)

Ahn, J., Yoo, S., Mutlu, O., Choi, K.: Pim-enabled instructions: A low-overhead,

locality-aware processing-in-memory architecture. In: Computer Architecture (ISCA), 2015

ACM/IEEE 42nd Annual International Symposium on. pp. 336–348. IEEE (2015)

Akin, B., Franchetti, F., Hoe, J.C.: Hamlet architecture for parallel data reorganization in

memory. IEEE Micro 36(1), 14–23 (2016)

Akinaga, H., Shima, H.: Resistive random access memory (reram) based on metal oxides.

Proceedings of the IEEE 98(12), 2237–2251 (2010)

Azarkhish, E., Pfister, C., Rossi, D., Loi, I., Benini, L.: Logic-base interconnect design for

near memory computing in the smart memory cube. IEEE Transactions on Very Large Scale

Integration (VLSI) Systems 25(1), 210–223 (2017)

Bae, D.H., Kim, J.H., Kim, S.W., Oh, H., Park, C.: Intelligent ssd: a turbo for big data mining. In: Proceedings of the 22nd ACM international conference on Conference on information & knowledge management. pp. 1573–1576. ACM (2013)

Balasubramonian, R., Chang, J., Manning, T., Moreno, J.H., Murphy, R., Nair, R., Swanson,

S.: Near-data processing: Insights from a micro-46 workshop. IEEE Micro 34(4), 36–42 (2014)

Boboila, S., Kim, Y., Vazhkudai, S.S., Desnoyers, P., Shipman, G.M.: Active flash: Out-ofcore data analytics on flash storage. In: Mass Storage Systems and Technologies (MSST),

2012 IEEE 28th Symposium on. pp. 1–12. IEEE (2012)

Chen, F., Luo, T., Zhang, X.: Caftl: A content-aware flash translation layer enhancing the

lifespan of flash memory based solid state drives. In: FAST. vol. 11, pp. 77–90 (2011)

Chi, P., Li, S., Xu, C., Zhang, T., Zhao, J., Liu, Y., Wang, Y., Xie, Y.: Prime: A novel

processing-in-memory architecture for neural network computation in reram-based main memory. In: Proceedings of the 43rd International Symposium on Computer Architecture. pp.

27–39. IEEE Press (2016)

Cho, B.Y., Jeong, W.S., Oh, D., Ro, W.W.: Xsd: Accelerating mapreduce by harnessing the

gpu inside an ssd. In: Proceedings of the 1st Workshop on Near-Data Processing (2013)

Cho, S., Park, C., Oh, H., Kim, S., Yi, Y., Ganger, G.R.: Active disk meets flash: A case for

intelligent ssds. In: Proceedings of the 27th international ACM conference on International

conference on supercomputing. pp. 91–102. ACM (2013)

Corporation, I.: Intel performance counter moniter. www.intel.com/software/pcm

De, A., Gokhale, M., Gupta, R., Swanson, S.: Minerva: Accelerating data analysis in nextgeneration ssds. In: Field-Programmable Custom Computing Machines (FCCM), 2013 IEEE 21st Annual International Symposium on. pp. 9–16. IEEE (2013)

Debnath, B.K., Sengupta, S., Li, J.: Chunkstash: Speeding up inline storage deduplication

using flash memory. In: USENIX annual technical conference. pp. 1–16 (2010)

Esmaeilzadeh, H., Blem, E., St Amant, R., Sankaralingam, K., Burger, D.: Dark silicon and

the end of multicore scaling. In: ACM SIGARCH Computer Architecture News. vol. 39, pp.

365–376. ACM (2011)

Farmahini-Farahani, A., Ahn, J.H., Morrow, K., Kim, N.S.: Nda: Near-dram acceleration

architecture leveraging commodity dram devices and standard memory modules. In: High

Performance Computer Architecture (HPCA), 2015 IEEE 21st International Symposium on.

pp. 283–295. IEEE (2015)

Foster, C.C.: Content addressable parallel processors. John Wiley & Sons, Inc. (1976)

Gao, M., Ayers, G., Kozyrakis, C.: Practical near-data processing for in-memory analytics

frameworks. In: Parallel Architecture and Compilation (PACT), 2015 International Conference on. pp. 113–124. IEEE (2015)

Gao, M., Kozyrakis, C.: Hrl: efficient and flexible reconfigurable logic for near-data processing. In: High Performance Computer Architecture (HPCA), 2016 IEEE International Symposium on. pp. 126–137. Ieee (2016)

Gokhale, M., Holmes, B., Iobst, K.: Processing in memory: The terasys massively parallel

pim array. Computer 28(4), 23–31 (1995)

Gotoh, O.: An improved algorithm for matching biological sequences. Journal of molecular

biology 162(3), 705–708 (1982)

Guo, Q., Guo, X., Patel, R., Ipek, E., Friedman, E.G.: Ac-dimm: associative computing with

stt-mram. ACM SIGARCH Computer Architecture News 41(3), 189–200 (2013)

Hall, M., Kogge, P., Koller, J., Diniz, P., Chame, J., Draper, J., LaCoss, J., Granacki, J.,

Brockman, J., Srivastava, A., et al.: Mapping irregular applications to diva, a pim-based

data-intensive architecture. In: Proceedings of the 1999 ACM/IEEE conference on Supercomputing. p. 57. ACM (1999)

Jo, Y.Y., Cho, S., Kim, S.W., Oh, H.: Collaborative processing of data-intensive algorithms

with cpu, intelligent ssd, and gpu. In: Proceedings of the 31st Annual ACM Symposium on

Applied Computing. pp. 1865–1870. ACM (2016)

Jun, S.W., Liu, M., Lee, S., Hicks, J., Ankcorn, J., King, M., Xu, S., et al.: Bluedbm: An

appliance for big data analytics. In: Computer Architecture (ISCA), 2015 ACM/IEEE 42nd

Annual International Symposium on. pp. 1–13. IEEE (2015)

Kang, Y., Kee, Y.s., Miller, E.L., Park, C.: Enabling cost-effective data processing with smart

ssd. In: Mass Storage Systems and Technologies (MSST), 2013 IEEE 29th Symposium on.

pp. 1–12. IEEE (2013)

Kaplan, R., Yavits, L., Ginosar, R., Weiser, U.: A resistive cam processing-in-storage architecture

for dna sequence alignment. arXiv preprint arXiv:1701.04723 (2017)

Kaplan, R., Yavits, L., Morad, A., Ginosar, R.: Deduplication in resistive content addressable

memory based solid state drive. In: Power and Timing Modeling, Optimization and Simulation (PATMOS), 2016 26th International Workshop on. pp. 100–106. IEEE (2016)

Kogge, P.M., Brockman, J., Freeh, V.W.: Pim architectures to support petaflops level computation in the htmt machine. In: Innovative Architecture for Future Generation High-

Performance Processors and Systems, 1999. International Workshop. pp. 35–44. IEEE (2000)

Lipovski, G.J., Yu, C.: The dynamic associative access memory chip and its application to

simd processing and full-text database retrieval. In: Memory Technology, Design and Testing, 1999. Records of the 1999 IEEE International Workshop on. pp. 24–31. IEEE (1999)

Liu, T.y., Yan, T.H., Scheuerlein, R., Chen, Y., Lee, J.K., Balakrishnan, G., Yee, G., Zhang,

H., Yap, A., Ouyang, J., et al.: A 130.7-mm2 2-layer 32-gb reram memory device in 24-nm

technology. IEEE Journal of Solid-State Circuits 49(1), 140–153 (2014)

Liu, Y., Schmidt, B.: Swaphi: Smith-waterman protein database search on xeon phi coprocessors. In: Application-specific Systems, Architectures and Processors (ASAP), 2014 IEEE 25th International Conference On. pp. 184–185. IEEE (2014)

Nair, R., Antao, S.F., Bertolli, C., Bose, P., Brunheroto, J.R., Chen, T., Cher, C.Y., Costa,

C.H., Doi, J., Evangelinos, C., et al.: Active memory cube: A processing-in-memory architecture for exascale systems. IBM Journal of Research and Development 59(2/3), 17–1 (2015)

Nitin, Thottethodi, M., Vijaykumar, T., et al.: Rowcore: A processing-near-memory architecture for big data machine learning (2016)

Norcott, W.D., Capps, D.: Iozone filesystem benchmark (2003)

de Oliveira Sandes, E.F., Miranda, G., Martorell, X., Ayguade, E., Teodoro, G., Melo, A.C.M.: Cudalign 4.0: incremental speculative traceback for exact chromosome-wide alignment in gpu clusters. IEEE Transactions on Parallel and Distributed Systems 27(10), 2838–2850 (2016)

Paul, S., Bhunia, S.: A scalable memory-based reconfigurable computing framework for

nanoscale crossbar. IEEE transactions on Nanotechnology 11(3), 451–462 (2012)

Potter, J., Meilander, W.: Array processor supercomputers. Proceedings of the IEEE 77(12),

1896–1914 (1989)

Shafiee, A., Nag, A., Muralimanohar, N., Balasubramonian, R., Strachan, J.P., Hu, M.,

Williams, R.S., Srikumar, V.: Isaac: A convolutional neural network accelerator with insitu

analog arithmetic in crossbars. In: Proceedings of the 43rd International Symposium on

Computer Architecture. pp. 14–26. IEEE Press (2016)

Silverberg, S.: Opendedup sdfs (2010)

Smith, T.F., Waterman, M.S.: Identification of common molecular subsequences. Journal of

molecular biology 147(1), 195–197 (1981)

Suh, J., Li, C., Crago, S.P., Parker, R.: A pim-based multiprocessor system. In: Parallel and

Distributed Processing Symposium., Proceedings 15th International. pp. 6–pp. IEEE (2001)

Sura, Z., Jacob, A., Chen, T., Rosenburg, B., Sallenave, O., Bertolli, C., Antao, S., Brunheroto, J., Park, Y., O’Brien, K., et al.: Data access optimization in a processing-in-memory system. In: Proceedings of the 12th ACM International Conference on Computing Frontiers. p. 6. ACM (2015)

Wienbrandt, L.: The fpga-based high-performance computer rivyera for applications in bioinformatics. In: Conference on Computability in Europe. pp. 383–392. Springer (2014)

XtremIO, E.: X-Brick tech spec. https://www.emc.com/collateral/data-sheet/h12451-xtremio-4-system-specifications-ss.pdf, accessed: 2017-07-06

Yavits, L., Kvatinsky, S., Morad, A., Ginosar, R.: Resistive associative processor. IEEE

Computer Architecture Letters 14(2), 148–151 (2015)

Yavits, L., Morad, A., Ginosar, R.: Computer architecture with associative processor replacing last-level cache and simd accelerator. IEEE Transactions on Computers 64(2), 368–381 (2015)

Zhang, D., Jayasena, N., Lyashevsky, A., Greathouse, J.L., Xu, L., Ignatowski, M.: Toppim:

throughput-oriented programmable processing in memory. In: Proceedings of the 23rd

international symposium on High-performance parallel and distributed computing. pp. 85–98.

ACM (2014)

Zhu, B., Li, K., Patterson, R.H.: Avoiding the disk bottleneck in the data domain deduplication file system. In: Fast. vol. 8, pp. 1–14 (2008)