Міністерство освіти і науки України НАЦІОНАЛЬНИЙ УНІВЕРСИТЕТ «ЛЬВІВСЬКА ПОЛІТЕХНІКА»

Інститут комп'ютерних технологій, автоматики та метрології

Кафедра ЕОМ



Звіт

з лабораторної роботи №3 з дисципліни:

"Моделювання комп'ютерних систем" на тему: "Поведінковий опис цифрового автомата. Перевірка роботи автомата за допомогою стенда Elbert V2 - Spartan 3A FPGA."
Варіант №0

Виконав: ст. гр. КІ-202

Аксьонов Р.О.

Прийняв: старший викладач

Козак Н.Б.

На базі стенда Elbert V2 - Spartan 3A FPGA реалізувати цифровий автомат для обчислення значення виразу дотримуючись наступних вимог:

- 1. Функціонал пристрою повинен бути реалізований згідно отриманого варіанту завдання. Дивись розділ ЗАВДАННЯ.
- 2. Пристрій повинен бути ітераційним (АЛП (ALU) повинен виконувати за один такт одну операцію), та реалізованим згідно наступної структурної схеми (Малюнок 1).




Рис. 1 - Структурна схема автома

Завдання:

BAPIAHT	ВИРА3
0	((OP1 - OP2) + 4) << OP2

Виконання завдання

- 1.Ознайомився з будовою та принципом роботи семи сегментного індикаторного модуля.
- 2. Після цього, відкрив та промоделював роботу прикладу який додається до даного документа.
- 3-4. Створити новий файл (MUX.vhd) та реалізуваd в ньому мультиплексор , після цього перевірив його роботу в ISim:

Реалізація MUX.vhd
Create Date: 15:06:55 04/27/2023 Design Name:
Module Name: MUX - Behavioral Project Name:
Target Devices: Tool versions:
Description: Dependencies:
Bependencies. Revision:
Revision 0.01 - File Created Additional Comments:
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
Uncomment the following library declaration if using arithmetic functions with Signed or Unsigned values use IEEE.NUMERIC_STD.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL;
Uncomment the following library declaration if instantiating any Xilinx primitives in this codelibrary UNISIM;use UNISIM.VComponents.all;
entity MUX_intf is port(

: IN STD_LOGIC_VECTOR(7 downto 0);

CONSTANT_BUS: IN STD_LOGIC_VECTOR(7 downto 0);

```
RAM_DATA_OUT_BUS: IN STD_LOGIC_VECTOR(7 downto
   0);
              IN_SEL
                                        : IN STD_LOGIC_VECTOR(1
   downto 0);
              IN_SEL_OUT_BUS: OUT_std_logic_vector(7 downto 0)
end MUX intf;
architecture MUX arch of MUX intf is
begin
INSEL_A_MUX: process(DATA_IN, CONSTANT_BUS,
   RAM_DATA_OUT_BUS, IN_SEL)
   begin
             if(IN\_SEL = "00") then
             IN_SEL_OUT_BUS <= DATA_IN;</pre>
             elsif(IN\_SEL = "01") then
             IN_SEL_OUT_BUS <= RAM_DATA_OUT_BUS;</pre>
             else
             IN_SEL_OUT_BUS <= CONSTANT_BUS;</pre>
             end if;
   end process INSEL_A_MUX;
end MUX arch;
```




Рис.2: Симуляція роботи мультиплексора

5-6. Створити новий файл (ACC.vhd.) та реалізувати в ньому регістр ACC:

Реалізація ACC.vhd.

- -- Company:
- -- Engineer:

__

-- Create Date: 15:27:57 04/27/2023

-- Design Name:

-- Module Name: ACC - Behavioral

-- Project Name:

-- Target Devices:

```
-- Tool versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC_STD.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity ACC_intf is
port(
           CLOCK : IN STD_LOGIC;
           ACC_RST
                                : IN STD_LOGIC;
           ACC_WR
                                      : IN STD_LOGIC;
           ACC_DATA_IN_BUS : IN STD_LOGIC_VECTOR(7 downto 0);
           ACC_DATA_OUT_BUS: OUT STD_LOGIC_VECTOR(7 downto
0)
end ACC_intf;
architecture ACC_arch of ACC_intf is
signal ACC_DATA
                                : STD_LOGIC_VECTOR(7 downto 0);
begin
          ACC : process(CLOCK, ACC_DATA)
           begin
                if (rising_edge(CLOCK)) then
                if(ACC_RST = '1') then
                      ACC DATA <= "00000000";
                elsif (ACC_WR = '1') then
                      ACC_DATA <= ACC_DATA_IN_BUS;
                end if;
           end if;
           ACC_DATA_OUT_BUS <= ACC_DATA;
           end process ACC;
```




Рис.3: Симуляція роботи регістра

7-9. Визначив набір необхідних операцій для виконання виразу згідно свого варіанту і реалізував АЛП(ALU) у файлі ALU.vhd з підтримкою визначеного набору операцій:

Реалізація ALU.vhd

```
-- Company:
-- Engineer:
-- Create Date:
                16:13:46 04/27/2023
-- Design Name:
-- Module Name:
                  ALU - Behavioral
-- Project Name:
-- Target Devices:
-- Tool versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC_STD.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
```

- -- Uncomment the following library declaration if instantiating
- -- any Xilinx primitives in this code.

```
--library UNISIM;
--use UNISIM.VComponents.all;
entity ALU_intf is
port(
        IN_SEL_OUT_BUS: IN STD_LOGIC_VECTOR(7 downto 0);
        ACC_DATA_OUT_BUS: IN STD_LOGIC_VECTOR(7 downto 0);
        OP_CODE_BUS: IN STD_LOGIC_VECTOR(1 downto 0);
        ACC DATA IN BUS: OUT STD LOGIC VECTOR(7 downto 0);
        OVER_FLOW: OUT STD_LOGIC
        --OF - overflow
        );
end ALU_intf;
architecture ALU_arch of ALU_intf is
begin
ALU: process(OP_CODE_BUS, IN_SEL_OUT_BUS,
ACC_DATA_OUT_BUS)
        variable A : unsigned(7 downto 0);
        variable B: unsigned(7 downto 0);
        variable temp : std_logic_vector(8 downto 0);
   begin
        A := unsigned(ACC_DATA_OUT_BUS);
        B := unsigned(IN_SEL_OUT_BUS);
        if OP CODE BUS = "00" then
             ACC_DATA_IN_BUS <= STD_LOGIC_VECTOR(B);
        elsif OP_CODE_BUS = "01" then
             temp := STD\_LOGIC\_VECTOR('0' & A) -
STD_LOGIC_VECTOR('0' & B);
                  if (temp(8) = '1') then
                       OVER_FLOW <= '1';
                       else
                             OVER_FLOW <= '0';
                             end if:
             ACC_DATA_IN_BUS <= temp(7 downto 0);
        elsif OP_CODE_BUS = "10" then
             temp := STD_LOGIC_VECTOR('0' & A) AND
STD_LOGIC_VECTOR('0' & B);
             ACC_DATA_IN_BUS <= temp(7 downto 0);
        elsif OP_CODE_BUS = "11" then
              case(B) is --case(B) is
                        when x"00"
                                       => ACC_DATA_IN_BUS <=
STD_LOGIC_VECTOR(A sll 0);
                        when x"01"
                                       => ACC_DATA_IN_BUS <=
STD_LOGIC_VECTOR(A sll 1);
                        when x"02"
                                       => ACC_DATA_IN_BUS <=
STD_LOGIC_VECTOR(A sll 2);
                        when x"03"
                                       => ACC_DATA_IN_BUS <=
```

```
STD_LOGIC_VECTOR(A sll 3);
                        when x"04"
                                      => ACC_DATA_IN_BUS <=
STD_LOGIC_VECTOR(A sll 4);
                        when x"05"
                                      => ACC_DATA_IN_BUS <=
STD_LOGIC_VECTOR(A sll 5);
                        when x"06"
                                      => ACC_DATA_IN_BUS <=
STD_LOGIC_VECTOR(A sll 6);
                        when x"07"
                                      => ACC_DATA_IN_BUS <=
STD_LOGIC_VECTOR(A sll 7);
                        when others => ACC_DATA_IN_BUS <=
STD_LOGIC_VECTOR(A sll 0);
                   end case;
        else
             ACC_DATA_IN_BUS <= "000000000";
        end if:
   end process ALU;
end ALU_arch;
```



Рис.4: Симуляція роботи АЛП

10-12. Визначив множину станів і реалізував пристрій керування (CU) у файлі CU.vhd:

Compone

```
Company:Engineer:
```

Реалізація CU.vhd

-- Create Date: 16:27:31 04/27/2023

-- Design Name:

-- Module Name: CU - Behavioral

-- Project Name:

-- Target Devices:

-- Tool versions:

-- Description:

--

-- Dependencies:

--

-- Revision:

```
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC_STD.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity CU_intf is
     port(CLOCK
                          : IN STD_LOGIC;
           RESET
                          : IN STD_LOGIC;
           ENTER_OP1
                          : IN STD_LOGIC;
           ENTER_OP2
                           : IN STD_LOGIC;
            CALCULATE : IN STD_LOGIC;
            RAM_WR : OUT STD_LOGIC;
            RAM_ADDR_BUS: OUT STD_LOGIC_VECTOR(1 downto 0);
            CONSTANT_BUS : OUT STD_LOGIC_VECTOR(7 downto
0):= "00000100";
            ACC_WR : OUT STD_LOGIC;
            ACC_RST : OUT STD_LOGIC;
            IN_SEL: OUT STD_LOGIC_VECTOR(1 downto 0);
            OP_CODE_BUS : OUT STD_LOGIC_VECTOR(1 downto 0)
            );
end CU_intf;
architecture CU_arch of CU_intf is
type cu_state_type is (cu_rst, cu_idle, cu_load_op1, cu_load_op2, cu_run_calc0,
cu_run_calc1, cu_run_calc2, cu_run_calc3, cu_finish);
signal cu_cur_state : cu_state_type;
signal cu_next_state : cu_state_type;
begin
CONSTANT_BUS
                      <= "00000100";
CU_SYNC_PROC: process (CLOCK)
   if (rising_edge(CLOCK)) then
    if (RESET = '1') then
      cu_cur_state <= cu_rst;
    else
```

```
cu_cur_state <= cu_next_state;
     end if;
   end if:
 end process;
      CUNEXT_STATE_DECODE: process (cu_cur_state, ENTER_OP1,
ENTER OP2, CALCULATE)
 begin
   --declare default state for next state to avoid latches
   cu_next_state <= cu_cur_state; --default is to stay in current state
   --insert statements to decode next_state
   --below is a simple example
            case(cu_cur_state) is
                  when cu_rst
                                          =>
                        cu_next_state <= cu_idle;
                  when cu_idle
                        if (ENTER\_OP1 = '1') then
                              cu_next_state <= cu_load_op1;
                        elsif (ENTER_OP2 = '1') then
                              cu_next_state <= cu_load_op2;
                        elsif (CALCULATE = '1') then
                              cu_next_state <= cu_run_calc0;
                        else
                              cu_next_state <= cu_idle;
                        end if:
                  when cu_load_op1
                                          =>
                        cu_next_state <= cu_idle;</pre>
                  when cu_load_op2
                        cu_next_state <= cu_idle;
                  when cu_run_calc0 =>
                        cu_next_state <= cu_run_calc1;</pre>
                  when cu_run_calc1 =>
                        cu_next_state <= cu_run_calc2;
                  when cu_run_calc2 =>
                        cu_next_state <= cu_run_calc3;</pre>
                  when cu_run_calc3 =>
                        cu_next_state <= cu_finish;
                  when cu_finish
                                    =>
                        cu_next_state <= cu_finish;
                  when others
                        cu_next_state <= cu_idle;
            end case;
 end process;
 CU_OUTPUT_DECODE: process (cu_cur_state)
 begin
            case(cu_cur_state) is
                  when cu_rst
                                          =>
                        IN_SEL
                                                <= "00";
```

```
OP CODE BUS <= "00";
     RAM_ADDR_BUS
                          <= "00";
     RAM_WR
                          <= '0':
     ACC_RST
                          <= '1';
     ACC_WR
                          <= '0':
when cu_idle
                    =>
                          <= "00";
     IN SEL
     OP_CODE_BUS <= "00";
     RAM ADDR BUS
                          <= "00";
                          <= '0':
     RAM_WR
     ACC_RST
                          = '0'
     ACC_WR
                          <= '0':
when cu_load_op1
                    =>
                          <= "00";
     IN_SEL
     OP_CODE_BUS <= "00";
     RAM ADDR BUS
                          <= "00";
     RAM_WR
                          <= '1';
     ACC_RST
                          <= '0':
     ACC_WR
                          <= '1';
when cu_load_op2
                    =>
     IN_SEL
                          <= "00";
     OP_CODE_BUS <= "00";
                          <= "01";
     RAM_ADDR_BUS
     RAM WR
                          <= '1':
     ACC_RST
                          <= '0':
     ACC_WR
                          <= '1';
when cu_run_calc0 => --get op1 to accumulator
     IN_SEL
                          <= "01"; --mux
     OP_CODE_BUS <= "00"; --operation
                         <= "00"; --digit adress
     RAM_ADDR_BUS
                          <= '0'; -- write to ram
     RAM_WR
     ACC_RST
                          <= '0'; -- reset accumulator
     ACC_WR
                          <= '1'; -- write accumulator
when cu_run_calc1 =>
     IN_SEL
                          <= "01";
     OP_CODE_BUS <= "10";
                          <= "01";
     RAM_ADDR_BUS
     RAM_WR
                          <= '0':
     ACC RST
                          <= '0':
     ACC_WR
                          <= '1';
when cu_run_calc2 =>
                          <= "11";
     IN_SEL
     OP_CODE_BUS <= "01";
                          <= "01";
     RAM_ADDR_BUS
     RAM_WR
                          <= '0':
     ACC_RST
                         <= '0':
     ACC_WR
                          <= '1';
when cu_run_calc3 =>
     IN_SEL
                          <= "01";
     OP_CODE_BUS <= "11";
```

```
<= "01";
                     RAM_ADDR_BUS
                     RAM_WR
                                           <= '0';
                     ACC_RST
                                           <= '0':
                     ACC_WR
                                           <= '1';
                when cu_finish
                     IN_SEL
                                           <= "00";
                     OP CODE BUS <= "00";
                                           <= "00";
                     RAM_ADDR_BUS
                     RAM WR
                                           = '0';
                     ACC_RST
                                           <= '0':
                     ACC_WR
                                           <= '0';
                when others
                                      =>
                     IN_SEL
                                           <= "00";
                     OP_CODE_BUS <= "00";
                     RAM_ADDR_BUS <= "00";
                     RAM_WR
                                           <= '0':
                     ACC_RST
                                           <= '0';
                     ACC_WR
                                           <= '0':
           end case;
 end process;
end CU_arch;
13-14. Створив новий файл(RAM.vhd) та реалізувати в ньому пам'ять
пристрою RAM:
Реалізація RAM.vhd
-- Company:
-- Engineer:
-- Create Date: 16:49:14 04/27/2023
-- Design Name:
-- Module Name: RAM - Behavioral
-- Project Name:
-- Target Devices:
-- Tool versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
```

library IEEE;

```
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC_STD.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity RAM_intf is
port(
          RAM WR
                                    : IN STD_LOGIC;
          RAM_ADDR_BUS
                                    : IN STD_LOGIC_VECTOR(1
downto 0);
          ACC_DATA_IN_BUS : IN STD_LOGIC_VECTOR(7 downto 0);
          RAM_DATA_OUT_BUS: OUT STD_LOGIC_VECTOR(7 downto
0);
          CLOCK
                          : IN STD_LOGIC
          );
end RAM intf;
architecture RAM_arch of RAM_intf is
type ram_type is array (3 downto 0) of STD_LOGIC_VECTOR(7 downto 0);
signal RAM UNIT
                               : ram type;
signal RAM_DATA_IN_BUS: STD_LOGIC_VECTOR(7 downto 0);
begin
     RAM_DATA_IN_BUS <= ACC_DATA_IN_BUS;
     RAM: process(CLOCK, RAM_ADDR_BUS, RAM_UNIT)
     begin
          if (rising_edge(CLOCK)) then
               if (RAM_WR = '1') then
                     RAM_UNIT(conv_integer(RAM_ADDR_BUS)) <=
RAM_DATA_IN_BUS;
               end if:
          end if;
          RAM_DATA_OUT_BUS <=
RAM_UNIT(conv_integer(RAM_ADDR_BUS));
     end process RAM;
```

end RAM_arch;




Рис.5: Симуляція роботи RAM

15-16: Створив файл OUT_PUT_DECODER.vhd і реалізував в ньому блок індикації (7-SEG DECODER):

```
library IEEE;
    use IEEE.STD LOGIC 1164.ALL;
 2
     use IEEE.NUMERIC_STD.ALL;
 3
     use IEEE.STD LOGIC UNSIGNED.ALL;
     entity OUT_PUT_DECODER_intf is
     port (
     CLOCK
                            : IN STD LOGIC;
 8
 9
                         : IN STD LOGIC;
    ACC_DATA_OUT_BUS : IN std_logic_vector(7 downto 0);
                       : OUT STD_LOGIC:
    COMM ONES
12
                        : OUT STD LOGIC:
     COMM DECS
13
                        : OUT STD_LOGIC;
     COMM_HUNDREDS
14
                          : OUT STD_LOGIC;
15
     SEG B
                           : OUT STD LOGIC;
17
     SEG C
                          : OUT STD LOGIC;
                          : OUT STD_LOGIC;
     SEG D
18
     SEG E
                          : OUT STD LOGIC:
19
     SEG F
                          : OUT STD_LOGIC;
20
     SEG_G
21
                           : OUT STD_LOGIC;
22
     DP
                         : OUT STD_LOGIC
23
     );
     end OUT PUT DECODER intf;
24
25
     architecture OUT_PUT_DECODER_arch of OUT_PUT_DECODER_intf is
     signal ONES BUS : STD LOGIC VECTOR(3 downto 0) := "0000";
signal DECS_BUS : STD_LOGIC_VECTOR(3 downto 0) := "0001";
27
28
     signal HONDREDS_BUS : STD_LOGIC_VECTOR(3 downto 0) := "0000";
29
30
31
32
        BIN_TO_BCD : process (ACC_DATA_OUT_BUS)
33
               variable hex_src : STD_LOGIC_VECTOR(7 downto 0) ;
variable bcd : STD_LOGIC_VECTOR(11 downto 0) ;
34
35
36
                          := (others => '0') ;
:= ACC_DATA_OUT_BUS;
              bcd
37
38
              hex_src
39
             for i in hex src'range loop
40
                 if bcd(3 downto 0) > "0100" then
41
                       bcd(3 downto 0) := bcd(3 downto 0) + "0011";
                  end if ;
43
                  if bcd(7 downto 4) > "0100" then
                      bcd(7 downto 4) := bcd(7 downto 4) + "0011";
45
46
                  if bcd(11 downto 8) > "0100" then
                      bcd(11 downto 8) := bcd(11 downto 8) + "0011";
48
                  bcd := bcd(10 downto 0) & hex src(hex src'left) ; -- shift bcd + 1
51
                  hex_src := hex_src(hex_src'left - 1 downto hex_src'right) & '0';
             end loop ;
53
             HONDREDS_BUS <= bcd (11 downto 8);
DECS_BUS <= bcd (7 downto 4);
ONES_BUS <= bcd (3 downto 0);
55
56
58
         end process BIN_TO_BCD;
59
        INDICATE : process(CLOCK)
61
         type DIGIT_TYPE is (ONES, DECS, HUNDREDS);
62
63
         variable CUR_DIGIT : DIGIT_TYPE := ONES;
64
         variable DIGIT_VAL : STD_LOGIC_VECTOR(3 downto 0) := "00000";
variable DIGIT_CTRL : STD_LOGIC_VECTOR(6 downto 0) := "0000000";
variable COMMONS_CTRL : STD_LOGIC_VECTOR(2 downto 0) := "0000";
66
67
69
           if (rising_edge(CLOCK)) then
if(RESET = '0') then
70
71
72
                case CUR DIGIT is
                  when ONES =>
DIGIT_VAL := ONES_BUS;
                       CUR_DIGIT := DECS;
                  COMMONS_CTRL := "001";
when DECS =>
                      DIGIT_VAL := DECS_BUS;
CUR_DIGIT := HUNDREDS;
                       COMMONS_CTRL := "010";
```

```
when HUNDREDS =>
 81
                                      DIGIT_VAL := HONDREDS_BUS;
CUR_DIGIT := ONES;
COMMONS_CTRL := "100";
 82
 83
 84
                                     n others =>
DIGIT_VAL := ONES_BUS;
CUR_DIGIT := ONES;
                               when others
 85
 86
 87
                                      COMMONS_CTRL := "000";
 89
                           end case:
 90
                          case DIGIT_VAL is --abcdefg
when "0000" => DIGIT_CTRL := "1111110";
when "0001" => DIGIT_CTRL := "0110000";
 91
 92
 93
                               when "0010" => DIGIT_CTRL := "1101101";
when "0011" => DIGIT_CTRL := "1111001";
 94
95
                               when "0100" => DIGIT_CTRL := "0110011";
 96
                              when "0100" => DIGIT_CTRL := "0110011";
when "0110" => DIGIT_CTRL := "1011011";
when "0110" => DIGIT_CTRL := "1011111";
when "0111" => DIGIT_CTRL := "1110000";
when "1000" => DIGIT_CTRL := "1111111";
when "1001" => DIGIT_CTRL := "1111011";
 97
 98
 99
100
101
                              when others => DIGIT_CTRL := "0000000";
102
103
                           end case;
                          DIGIT_VAL := ONES_BUS;
CUR_DIGIT := ONES;
105
106
                           COMMONS_CTRL := "000";
108
                       end if;
109
                                           <= COMMONS_CTRL(0);
<= COMMONS_CTRL(1);</pre>
110
                       COMM ONES
                       COMM DECS
111
112
                       COMM_HUNDREDS <= COMMONS_CTRL(2);
113
                        SEG A <= DIGIT CTRL(6);
114
115
                       SEG_B <= DIGIT_CTRL(5);
SEG_C <= DIGIT_CTRL(4);
SEG_D <= DIGIT_CTRL(3);</pre>
116
117
                       SEG E <= DIGIT_CTRL(2);
SEG F <= DIGIT_CTRL(1);
SEG G <= DIGIT_CTRL(0);
DP <= '0';</pre>
118
119
121
122
123
                   end if:
            end process INDICATE;
124
125
126
       end OUT_PUT_DECODER_arch;
```

Рис.6: Реалізація блоку індикації (7-SEG DECODER) в файлі OUT_PUT_DECODER.vhd

17-18.Згенерував символи для імплементованих компонентів і створив схему у файлі Тор level.sch:




Рис.7: Схема з використанням імплементованих компонентів.

19-21. Перевірив роботу схеми за допомогою симулятора ISim:




Рис.8: Часова діаграма згідно методичних вказівок.

Реалізація Constraints.ucf

#LED

NET "OVER_FLOW" LOC = P46 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;

NET "A_OUT" LOC = P117 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;

NET "B_OUT" LOC = P116 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;

```
SLOW \mid DRIVE = 12;
 NET "D_OUT" LOC = P113 | IOSTANDARD = LVCMOS33 | SLEW =
SLOW \mid DRIVE = 12;
 NET "E_OUT" LOC = P112 | IOSTANDARD = LVCMOS33 | SLEW =
SLOW \mid DRIVE = 12;
 NET "F OUT" LOC = P111 | IOSTANDARD = LVCMOS33 | SLEW =
SLOW \mid DRIVE = 12;
 NET "G OUT" LOC = P110 | IOSTANDARD = LVCMOS33 | SLEW =
SLOW \mid DRIVE = 12;
 NET "DP_OUT" LOC = P114 | IOSTANDARD = LVCMOS33 | SLEW =
SLOW \mid DRIVE = 12;
 NET "COMMON_2_OUT" LOC = P124 | IOSTANDARD =
LVCMOS33 | SLEW = SLOW | DRIVE = 12;
 NET "COMMON 1 OUT" LOC = P121 | IOSTANDARD =
LVCMOS33 | SLEW = SLOW | DRIVE = 12;
 NET "COMMON_0OUT" LOC = P120 | IOSTANDARD =
LVCMOS33 | SLEW = SLOW | DRIVE = 12;
DP Switches
NET "DATA IN(0)" LOC = P70 \mid PULLUP \mid IOSTANDARD =
LVCMOS33 | SLEW = SLOW | DRIVE = 12;
 NET "DATA_IN(1)" LOC = P69 | PULLUP | IOSTANDARD =
LVCMOS33 | SLEW = SLOW | DRIVE = 12;
 NET "DATA_IN(2)" LOC = P68 | PULLUP | IOSTANDARD =
LVCMOS33 | SLEW = SLOW | DRIVE = 12;
 NET "DATA_IN(3)" LOC = P64 | PULLUP | IOSTANDARD =
LVCMOS33 | SLEW = SLOW | DRIVE = 12;
 NET "DATA_IN(4)" LOC = P63 | PULLUP | IOSTANDARD =
LVCMOS33 | SLEW = SLOW | DRIVE = 12;
 NET "DATA_IN(5)" LOC = P60 | PULLUP | IOSTANDARD =
LVCMOS33 | SLEW = SLOW | DRIVE = 12;
 NET "DATA_IN(6)" LOC = P59 | PULLUP | IOSTANDARD =
LVCMOS33 | SLEW = SLOW | DRIVE = 12;
 NET "DATA_IN(7)" LOC = P58 | PULLUP | IOSTANDARD =
LVCMOS33 | SLEW = SLOW | DRIVE = 12;
Switches
NET "ENTER_OP1" LOC = P80 | PULLUP | IOSTANDARD =
```

LVCMOS33 | SLEW = SLOW | DRIVE = 12;

NET "C OUT" LOC = P115 | IOSTANDARD = LVCMOS33 | SLEW =

```
NET "ENTER_OP2" LOC = P79 | PULLUP | IOSTANDARD =
LVCMOS33 | SLEW = SLOW | DRIVE = 12;
 NET "CALCULATE" LOC = P78 | PULLUP | IOSTANDARD =
LVCMOS33 | SLEW = SLOW | DRIVE = 12;
                LOC = P75 | PULLUP | IOSTANDARD =
 NET "RESE"
LVCMOS33 | SLEW = SLOW | DRIVE = 12;
Реалізація testbench.vhd
LIBRARY ieee:
USE ieee.std_logic_1164.ALL;
USE ieee.numeric std.ALL;
LIBRARY UNISIM;
USE UNISIM. Vcomponents. ALL;
ENTITY TopLevel_TopLevel_sch_tb IS
END TopLevel TopLevel sch tb:
ARCHITECTURE behavioral OF TopLevel_TopLevel_sch_tb IS
 COMPONENT TopLevel
 PORT( RESE :
             IN
                    STD LOGIC:
              :
    ENTER_OP1
                        STD_LOGIC;
                    IN
    ENTER_OP2 : IN
                        STD LOGIC;
    CALCULATE: IN
                        STD_LOGIC:
    COMMON_0_OUT :
                        OUT STD_LOGIC;
                        OUT STD_LOGIC;
    COMMON_1_OUT :
    COMMON_2_OUT :
                        OUT STD_LOGIC;
    A_OUT:
B_OUT:
C_OUT:
D_OUT:
E_OUT:
F_OUT:
G_OUT:
C_OUT:
C_OUT:
C_OUT:
C_OUT:
               OUT STD_LOGIC;
                OUT STD_LOGIC;
                OUT STD_LOGIC;
               OUT STD_LOGIC;
               OUT STD_LOGIC;
               OUT STD_LOGIC;
               OUT STD_LOGIC;
    DP_OUI.
CLOCK: IN
TAIN:
                OUT STD_LOGIC;
                    STD LOGIC:
                         STD_LOGIC_VECTOR (7 DOWNTO 0);
                    IN
    OVER_FLOW:
                    OUT STD LOGIC):
 END COMPONENT;
  signal op1 : STD_LOGIC_VECTOR(7 DOWNTO 0);
  signal op2 : STD_LOGIC_VECTOR(7 DOWNTO 0);
 SIGNAL RESE
                    STD_LOGIC;
              :
                  :
 SIGNAL ENTER_OP1
                        STD_LOGIC;
 SIGNAL ENTER_OP2 :
                        STD LOGIC;
 SIGNAL CALCULATE :
                        STD_LOGIC;
 SIGNAL COMMON_0_OUT :
                             STD_LOGIC;
```

```
SIGNAL COMMON_1_OUT
                               STD LOGIC:
 SIGNAL COMMON_2_OUT
                               STD LOGIC;
 SIGNAL A_OUT
                      STD_LOGIC;
                      STD_LOGIC;
 SIGNAL B_OUT
 SIGNAL C_OUT
                      STD LOGIC:
 SIGNAL D_OUT
                      STD_LOGIC;
                      STD LOGIC:
 SIGNAL E OUT
 SIGNAL F_OUT
                      STD LOGIC:
 SIGNAL G OUT
                      STD LOGIC;
                      STD_LOGIC;
 SIGNAL DP_OUT:
 SIGNAL CLOCK
                      STD_LOGIC;
                      STD_LOGIC_VECTOR (7 DOWNTO 0);
 SIGNAL DATA IN:
 SIGNAL OVER_FLOW
                          STD_LOGIC;
  constant CLK_period: time := 1 us;
   constant TC_period: time := 65536 us;
BEGIN
 UUT: TopLevel PORT MAP(
       RESE => RESE,
       ENTER_OP1 => ENTER_OP1,
       ENTER OP2 => ENTER OP2,
       CALCULATE => CALCULATE,
       COMMON_0_OUT => COMMON_0_OUT,
       COMMON 1 OUT => COMMON 1 OUT,
       COMMON_2_OUT => COMMON_2_OUT,
       A_OUT => A_OUT,
       B_OUT => B_OUT,
       C OUT => C_OUT,
       D OUT => D OUT
       E OUT => E OUT,
       F_OUT => F_OUT,
       G OUT => G OUT
       DP OUT => DP OUT.
       CLOCK => CLOCK,
       DATA IN => DATA IN.
       OVER FLOW => OVER FLOW
 );
CLK_process : process
  begin
       CLOCK <= '1';
       wait for CLK_period/2;
       CLOCK <= '0';
       wait for CLK period/2;
  end process CLK_process;
```

```
stim_proc: process
   begin
   RESE <= '1';
   ENTER_OP1 <= '0';
   ENTER_OP2 <= '0';
  CALCULATE <= '0';
   DATA_IN <=(others => '0');
   wait for 2*CLK_period;
   RESE <='0';
   wait for 4*TC_period;
   ENTER_OP1 <='1';
   DATA_IN \leq op1;
   wait for 2*TC_period;
   ENTER_OP1 <='0';
   wait for 4*TC_period;
   ENTER_OP2 <='1';
   DATA_IN \leq op2;
   wait for 2*TC_period;
   ENTER_OP2 <= '0';
   wait for 4*TC_period;
   CALCULATE <= '1';
   wait for 8*TC_period;
    wait;
   end process stim_proc; --1.835 s
END;
```

Висновок: Під час даної лабораторної роботи, я на базі стенда Elbert V2– Spartan 3A FPGA, реалізував цифровий автомат для обчисленнязначеннязаданого виразу.