{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":549012535,"defaultBranch":"master","name":"lwdo-sdr-fw","ownerLogin":"romavis","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2022-10-10T14:35:44.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/2202451?v=4","public":true,"private":false,"isOrgOwned":false},"refInfo":{"name":"","listCacheKey":"v0:1708025146.0","currentOid":""},"activityList":{"items":[{"before":"93b372f3b822af831c0e45ce90fc256778b66d3f","after":"ce0658093444c07a6480b5d49c66542fc5cd0fb2","ref":"refs/heads/dev/packet-interface","pushedAt":"2024-03-09T11:48:42.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"romavis","name":"Roman Dobrodii","path":"/romavis","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2202451?s=80&v=4"},"commit":{"message":"tools: fix bugs in DPLL, add hysteresis","shortMessageHtmlLink":"tools: fix bugs in DPLL, add hysteresis"}},{"before":"5b5429ab26e6bee123b56996194ea8a226a00355","after":"93b372f3b822af831c0e45ce90fc256778b66d3f","ref":"refs/heads/dev/packet-interface","pushedAt":"2024-03-09T11:44:09.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"romavis","name":"Roman Dobrodii","path":"/romavis","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2202451?s=80&v=4"},"commit":{"message":"tools: fix bugs in DPLL, add hysteresis","shortMessageHtmlLink":"tools: fix bugs in DPLL, add hysteresis"}},{"before":"f5fb499459090db114e8bee42eb21aac7a2d92c1","after":"99f51a07d121ccbf8318f0ebc862edf57841b59b","ref":"refs/heads/master","pushedAt":"2024-03-09T11:22:10.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"romavis","name":"Roman Dobrodii","path":"/romavis","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2202451?s=80&v=4"},"commit":{"message":"csr: generate Markdown register description","shortMessageHtmlLink":"csr: generate Markdown register description"}},{"before":"75149d76858ee3c042bbe7431f334e42fd1f589c","after":"f5fb499459090db114e8bee42eb21aac7a2d92c1","ref":"refs/heads/master","pushedAt":"2024-03-09T11:08:27.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"romavis","name":"Roman Dobrodii","path":"/romavis","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2202451?s=80&v=4"},"commit":{"message":"generate necessary files only","shortMessageHtmlLink":"generate necessary files only"}},{"before":"bccdaad1031f226543b9e1732513ea4e1b7774e4","after":"5b5429ab26e6bee123b56996194ea8a226a00355","ref":"refs/heads/dev/packet-interface","pushedAt":"2024-03-02T13:36:22.000Z","pushType":"push","commitsCount":7,"pusher":{"login":"romavis","name":"Roman Dobrodii","path":"/romavis","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2202451?s=80&v=4"},"commit":{"message":"tdc: refactor to remove fastcounter\n\nRemove fastcounter module from the project","shortMessageHtmlLink":"tdc: refactor to remove fastcounter"}},{"before":"5e1b654f3ece55910d58a94ec408771b30529a0c","after":"bccdaad1031f226543b9e1732513ea4e1b7774e4","ref":"refs/heads/dev/packet-interface","pushedAt":"2024-02-27T22:47:02.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"romavis","name":"Roman Dobrodii","path":"/romavis","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2202451?s=80&v=4"},"commit":{"message":"WIP: test_fpga.py: VCXO PLL proof-of-concept","shortMessageHtmlLink":"WIP: test_fpga.py: VCXO PLL proof-of-concept"}},{"before":"98a114835509bfeb8b62f949eaf4c0f210f17e6e","after":"5e1b654f3ece55910d58a94ec408771b30529a0c","ref":"refs/heads/dev/packet-interface","pushedAt":"2024-02-27T22:33:50.000Z","pushType":"push","commitsCount":6,"pusher":{"login":"romavis","name":"Roman Dobrodii","path":"/romavis","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2202451?s=80&v=4"},"commit":{"message":"WIP: test_fpga.py: VCXO PLL proof-of-concept","shortMessageHtmlLink":"WIP: test_fpga.py: VCXO PLL proof-of-concept"}},{"before":"5232265ee1727b745b746cfbfcc7e4d0cf2c977c","after":"98a114835509bfeb8b62f949eaf4c0f210f17e6e","ref":"refs/heads/dev/packet-interface","pushedAt":"2024-02-26T00:48:58.000Z","pushType":"push","commitsCount":9,"pusher":{"login":"romavis","name":"Roman Dobrodii","path":"/romavis","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2202451?s=80&v=4"},"commit":{"message":"wip: tdc - add dithering via PLL divider modification","shortMessageHtmlLink":"wip: tdc - add dithering via PLL divider modification"}},{"before":"f62bdb2102ac62fa6ff8903584db15854478fee0","after":"5232265ee1727b745b746cfbfcc7e4d0cf2c977c","ref":"refs/heads/dev/packet-interface","pushedAt":"2024-02-18T14:34:57.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"romavis","name":"Roman Dobrodii","path":"/romavis","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2202451?s=80&v=4"},"commit":{"message":"Submodule update: verilog-axis, rggen-verilog-rtl\n\n- Add verilog-axis (fork)\n- Move rggen-verilog-rtl, replace by fork","shortMessageHtmlLink":"Submodule update: verilog-axis, rggen-verilog-rtl"}},{"before":"f62bdb2102ac62fa6ff8903584db15854478fee0","after":null,"ref":"refs/heads/dev/timescale","pushedAt":"2024-02-15T19:25:46.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"romavis","name":"Roman Dobrodii","path":"/romavis","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2202451?s=80&v=4"}},{"before":null,"after":"f62bdb2102ac62fa6ff8903584db15854478fee0","ref":"refs/heads/dev/packet-interface","pushedAt":"2024-02-15T19:25:33.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"romavis","name":"Roman Dobrodii","path":"/romavis","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2202451?s=80&v=4"},"commit":{"message":"Update readme","shortMessageHtmlLink":"Update readme"}},{"before":"f45cfbad035707af8901b023379e997184ee0ffe","after":"f62bdb2102ac62fa6ff8903584db15854478fee0","ref":"refs/heads/dev/timescale","pushedAt":"2024-02-11T14:43:47.000Z","pushType":"push","commitsCount":4,"pusher":{"login":"romavis","name":"Roman Dobrodii","path":"/romavis","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2202451?s=80&v=4"},"commit":{"message":"Update readme","shortMessageHtmlLink":"Update readme"}},{"before":null,"after":"f45cfbad035707af8901b023379e997184ee0ffe","ref":"refs/heads/dev/timescale","pushedAt":"2024-02-11T00:35:18.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"romavis","name":"Roman Dobrodii","path":"/romavis","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2202451?s=80&v=4"},"commit":{"message":"WIP: add SLIP-like escape/unescape/framer modules\n\nThese are easier to reuse and allow much more well-defined packet parsing / resynchronization thanks to the unique meaning of MARK symbol irrespective of its position in the stream.","shortMessageHtmlLink":"WIP: add SLIP-like escape/unescape/framer modules"}},{"before":"16b43487bcd3ed343b4b076a8dfc7b80a0efad46","after":"75149d76858ee3c042bbe7431f334e42fd1f589c","ref":"refs/heads/master","pushedAt":"2024-01-31T19:57:31.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"romavis","name":"Roman Dobrodii","path":"/romavis","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2202451?s=80&v=4"},"commit":{"message":"fpga: update CSR handling\n- Fix rggen version, run it via docker/apptainer\n- Update rggen-verilog-rtl and turn it into a submodule\n- Commit rggen-generated code to git\n- Do not run rggen on each synthesis – rggen has to be run manually\n- Add a script & a readme with short info on CSR update","shortMessageHtmlLink":"fpga: update CSR handling"}}],"hasNextPage":false,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"Y3Vyc29yOnYyOpK7MjAyNC0wMy0wOVQxMTo0ODo0Mi4wMDAwMDBazwAAAAQQ56QM","startCursor":"Y3Vyc29yOnYyOpK7MjAyNC0wMy0wOVQxMTo0ODo0Mi4wMDAwMDBazwAAAAQQ56QM","endCursor":"Y3Vyc29yOnYyOpK7MjAyNC0wMS0zMVQxOTo1NzozMS4wMDAwMDBazwAAAAPua8FV"}},"title":"Activity · romavis/lwdo-sdr-fw"}