{"payload":{"header_redesign_enabled":false,"results":[{"id":"549012535","archived":false,"color":"#b2b7f8","followers":7,"has_funding_file":false,"hl_name":"romavis/lwdo-sdr-fw","hl_trunc_description":"LWDO-SDR firmware (FPGA & FTDI)","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":549012535,"name":"lwdo-sdr-fw","owner_id":2202451,"owner_login":"romavis","updated_at":"2024-03-09T11:48:42.739Z","has_issues":true}},"sponsorable":false,"topics":["verilog","sdr","yosys","ice40","nextpnr"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":81,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aromavis%252Flwdo-sdr-fw%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/romavis/lwdo-sdr-fw/star":{"post":"HJ7pdJY4UKxeZoXbFY41RbBtKvFMG7pzR756ApU5e8A0aiv2PTf46-_94hT8JOtYpZiHKZZIRs2pH3HL6eh0EQ"},"/romavis/lwdo-sdr-fw/unstar":{"post":"LfSQeRWbdNeC3yVui5BBxrnVbzfHNyQwVypOo7zfUrS1qOouQq3r1m2j-u7ileEicrDWLzf348p2MU3MmmOJTQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"Ys_NaoA5EGB5wzDRZWAVf7W-OjCPD0DP9vtBRzyUsGBd2hmjt-76aFxlS7M_AWZhLnqg9R7w6v5io9zx4g_STg"}}},"title":"Repository search results"}