Immediate, Direct, Register, Register Indirect, Indirect, Register Indered, Based Indexed Interest parent / Indirect



Final Assessment Test - April 2018

Course: CSE2006 - Microprocessor and Interfacing Class NBR(s):3448 / 3471 / 3473 / 3476 / 3478 / 3482 /

3485 / 3486 / 4329 Time: Three Hours Slot: B1

Max. Marks: 100

PART – A (8 X 5 = 40 Marks) Answer ALL Questions

Categorize the addressing modes in 8086 according to type of instruction, execution with an example for each. Sequential Transfer Instruction, Contract Transfer Instruction,

Write a program to multiply the two ASCII values in CH and CL and leave the ASCII result in AH and AL. Determine the contents of AX if CX = 3639H.

Illustrate the need for Interrupt Vector Table (IVT) in 8086. Explain the address calculation for a random interrupt INT n.

Explain how 8255 supports various modes of data transfer techniques to handle 10 devices with a neat block diagram.

Justify how 8253 combines hardware and software approach for precise delay generation with an example. Press 4 Plate 4

Explain various serial data transmission modes. Give the frame format for asynchronous data transfer mode. Congress. Health Deputs.

Categorize the 8087 instruction set and list out the instructions for transcendental functions.

base transfer, Aribumcetis, compare, Transferdintel, Load Countaint, Processor Contral.

Answer any SIX Questions FPTAH, FAXMI, MYLEX

Discuss how 8086 operates in minimum mode with necessary functional diagram and timing diagram.

Write an ALP to arrange given series of hexadecimal bytes in an ascending order.

Illustrate various programming control structures with a real time example for each.

(Give Pseudo-code, flowchart and assembly code)

12. Draw and Discuss the internal architecture of coprocessor 8087.

 Discuss in detail the need for programmable Interrupt controller 8259 with necessary block diagram and initialization command words.

Design the hard ware interface circuit for interfacing 8251 with 8086.

Write an ALP to transmit 100 bytes of data string starting at location 2000:5000H by setting the 8251A in asynchronous mode as a transmitter and receiver with even parity enabled, 1 Stop bit, 5-bit Character length, frequency 160 KHz and baud rate 10K.

5. Explain 8255 control word format in detail.

Derive the control word to initialize the 8255 for the following specifications:

- a) Port B as an input port in mode-1
- b) Port A as an output port in mode-0
- c) Port C upper as an input port
- d) Port C bit 3 as output

Page 1 of 2

List various 8087 instructions for data transfer.

Write an 8086/8087 procedure to calculate the area of circle. Assume that the integer radius is passed in register AH and return the area (rounded to the nearest integer) in BX:AX

Specify the asynchronous mode instruction format and command instruction format for 8251A.

Write the initialization routine required to program the 8251A USART for asynchronous transmission with 7 data bits, 2 stop bits, and odd parity. Select a 16 X clock and Program DTR and RTS to be low.

Design a programmable timer using 8253 and 8086. Interface 8253 at an address 0040H for counter 0 and write the following ALPs. The 8086 and 8253 run at 6 MHz and 1.5 MHz respectively.

a) To generate a square wave of period 1ms.

- b) To interrupt the processor after 10 ms.
- c) To derive a monoshot pulse with quasistable state duration 5 ms.

With a neat sketch explain the internal block diagram and operating modes of 8255 programmable parallel port device.

Briefly explain about your CAL 'J' component project work in the following illustrations.

- A) Objectives H/w and s/w components identification
 - Block diagram/schematic diagram and
- c Pseudocode and challenges faced during your project work.

000