

		Serial	Deterministic	Nondeterministic	
				$n = 5$	$n = 10$
MatrixMul (f32, 512×512×512) @ 28 SM's [9.14 blocks/SM]					
DRAM reads	$t = 4$	65.5 <i>K</i>	65.5 <i>K</i> (0%)	65.5 <i>K</i> (0%)	65.5 <i>K</i> (0%)
	$t = 8$		65.5 <i>K</i> (0%)	65.5 <i>K</i> (0%)	
DRAM writes	$t = 4$	1.4 <i>K</i>	1.4 <i>K</i> (0%)	1.4 <i>K</i> (0.6%)	1.5 <i>K</i> (1.7%)
	$t = 8$		1.4 <i>K</i> (0%)	1.4 <i>K</i> (0.8%)	1.5 <i>K</i> (1.3%)
L1D hit rate	$t = 4$	0.0%	0% (0%)	0% (0%)	0% (0%)
	$t = 8$		0% (0%)	0.1% (0.1%)	0% (0%)
L2D hit rate	$t = 4$	93.8%	93.8% (0%)	93.8% (0%)	93.8% (0%)
	$t = 8$		93.8% (0%)	93.8% (0%)	93.8% (0%)
Cycles	$t = 4$	302.3 <i>K</i>	302.3 <i>K</i> (0%)	302.3 <i>K</i> (0%)	302.1 <i>K</i> (0.1%)
	$t = 8$		302.3 <i>K</i> (0%)	302.1 <i>K</i> (0.1%)	302.5 <i>K</i> (0.1%)
Exec time	$t = 4$	600.1 <i>s</i>	217.0 <i>s</i> (2.8 <i>x</i>)	179.1 <i>s</i> (3.4 <i>x</i>)	174.9<i>s</i> (3.4<i>x</i>)
	$t = 8$		160.9 <i>s</i> (3.7 <i>x</i>)	128.9 <i>s</i> (4.7 <i>x</i>)	124.2<i>s</i> (4.8<i>x</i>)
MatrixMul (f32, 512×512×512) @ 112 SM's [2.29 blocks/SM]					
DRAM reads	$t = 4$	65.5 <i>K</i>	65.5 <i>K</i> (0%)	65.5 <i>K</i> (0%)	65.5 <i>K</i> (0%)
	$t = 8$		65.5 <i>K</i> (0%)	65.5 <i>K</i> (0%)	65.5 <i>K</i> (0%)
DRAM writes	$t = 4$	2.3 <i>K</i>	2.3 <i>K</i> (0%)	2.3 <i>K</i> (1%)	2.2 <i>K</i> (1.8%)
	$t = 8$		2.3 <i>K</i> (0%)	2.2 <i>K</i> (3.5%)	2.3 <i>K</i> (1.2%)
L1D hit rate	$t = 4$	6.4%	6.4% (0%)	6.4% (0.3%)	6.6% (0.2%)
	$t = 8$		6.4% (0%)	6.1% (0.3%)	6.5% (0.1%)
L2D hit rate	$t = 4$	93.3%	93.3% (0%)	93.3% (0%)	93.3% (0%)
	$t = 8$		93.3% (0%)	93.3% (0%)	93.3% (0%)
Cycles	$t = 4$	111.3 <i>K</i>	111.3 <i>K</i> (0%)	111.2 <i>K</i> (0.4%)	113.6 <i>K</i> (2.1%)
	$t = 8$		111.3 <i>K</i> (0%)	111.6 <i>K</i> (0.3%)	112.8 <i>K</i> (1.4%)
Exec time	$t = 4$	894.7 <i>s</i>	279.6 <i>s</i> (3.2 <i>x</i>)	260.6 <i>s</i> (3.4 <i>x</i>)	253.0<i>s</i> (3.5<i>x</i>)
	$t = 8$		190.3 <i>s</i> (4.7 <i>x</i>)	164.4 <i>s</i> (5.4 <i>x</i>)	162.7<i>s</i> (5.5<i>x</i>)
Average Matrixmul (5 configurations) @ 28 SM's					
DRAM reads	$t = 4$		0%	0%	0%
	$t = 8$		0%	0%	0%
DRAM writes	$t = 4$		0%	0.1%	0.3%
	$t = 8$		0%	0.2%	0.3%
L1D hit rate	$t = 4$		0%	0%	0%
	$t = 8$		0%	0%	0%
L2D hit rate	$t = 4$		0%	0%	0%
	$t = 8$		0%	0%	0%
Cycles	$t = 4$		0%	0.2%	0.2%
	$t = 8$		0%	0.1%	0.2%
Exec time	$t = 4$		2 <i>x</i>	2.4 <i>x</i>	2.5<i>x</i>
	$t = 8$		2.3 <i>x</i>	2.9 <i>x</i>	3<i>x</i>
Average Matrixmul (5 configurations) @ 112 SM's					
DRAM reads	$t = 4$		0%	0%	0%
	$t = 8$		0%	0%	0%
DRAM writes	$t = 4$		0%	0.2%	0.4%
	$t = 8$		0%	0.7%	0.2%
L1D hit rate	$t = 4$		0%	0.1%	0%
	$t = 8$		0%	0.1%	0%
L2D hit rate	$t = 4$		0%	0%	0%
	$t = 8$		0%	0%	0%
Cycles	$t = 4$		0%	7.2%	7.6%
	$t = 8$		0%	5.4%	5.7%
Exec time	$t = 4$		2 <i>x</i>	2.4 <i>x</i>	2.5<i>x</i>
	$t = 8$		2.5 <i>x</i>	3.1 <i>x</i>	3.2<i>x</i>