		Serial	Deterministic	Nondeterministic	
				n=5	n = 10
VectorAdd (f32, 500000) @ 28 SM's [17.46 blocks/SM]					
DRAM	t = 4	195 V	125K~(0%)	125K~(0%)	125K~(0%)
reads	t = 8	125K	125K~(0%)	125K~(0%)	125K~(0%)
DRAM	t = 4	62.5K	62.5K~(0%)	62.5K~(0%)	62.5K~(0%)
writes	t = 8	02.5K	62.5K~(0%)	62.5K~(0%)	62.5K~(0%)
L1D	t = 4	0.007	0% (0%)	0% (0%)	0% (0%)
hit rate	t = 8	0.0%	0% (0%)	0% (0%)	0% (0%)
L2D	t = 4	0%	0% (0%)	0% (0%)	0% (0%)
hit rate	t = 8	070	0% (0%)	0% (0%)	0% (0%)
Cycles	t = 4	28.3K	28.3K~(0%)	28.3K~(0.4%)	28.3K~(0.2%)
Cycles	t = 8	20.3K	28.3K~(0%)	28.5K~(0.6%)	28.4K~(0.3%)
Exec	t = 4	32.0s	$13.4s\ (2.4x)$	9.2s~(3.5x)	9.2s(3.5x)
time	t = 8	32.08	12.0s(2.7x)	6.7s(4.8x)	6.3s(5.1x)
VectorAdd (f32, 500000) @ 112 SM's [4.37 blocks/SM]					
DRAM	t = 4	125K	125K~(0%)	125K~(0%)	125K~(0%)
reads	t = 8	120K	125K~(0%)	125K~(0%)	125K~(0%)
DRAM	t = 4	62.5K	62.5K~(0%)	62.5K~(0%)	62.5K~(0%)
writes	t = 8	02.5K	62.5K~(0%)	62.5K~(0%)	62.5K~(0%)
L1D	t = 4	0.007	0% (0%)	0% (0%)	0% (0%)
hit rate	t = 8	0.0%	0% (0%)	0% (0%)	0% (0%)
L2D	t = 4	007	0% (0%)	0% (0%)	0% (0%)
hit rate	t = 8	0%	0% (0%)	0% (0%)	0% (0%)
0	t = 4	90.172	28.1K(0%)	28.2K (0.3%)	28.3K~(0.5%)
Cycles	t = 8	28.1K	28.1K~(0%)	28.3K~(0.5%)	28.3K~(0.7%)
Exec	t = 4	140.0	44.0s(3.2x)	37.5s(3.8x)	37.2s(3.8x)
time	t = 8	142.3s	29.8s(4.8x)	22.4s(6.4x)	$22.3s\ (6.4x)$
Average VectorAdd (12 configurations) @ 28 SM's					
DRAM	t = 4		0%	0%	0%
reads	t = 8		0%	0%	0%
DRAM	t = 4		0%	0%	0%
writes	t = 8		0%	0%	0%
L1D	t = 4		0%	0%	0%
hit rate	t = 8		0%	0%	0%
L2D	t = 4		0%	0%	0%
hit rate	t = 8		0%	0%	0%
6 1	t = 4		0%	0.2%	0.3%
Cycles	t = 8		0%	0.3%	0.3%
Exec	t = 4		1.5x	1.7x	1.8x
time	t = 8		1.6x	2x	2.1x
Average VectorAdd (12 configurations) @ 112 SM's					
DRAM	t = 4		0%	0%	0%
reads	t = 8		0%	0%	0%
DRAM	t = 4		0%	0%	0%
writes	t = 8		0%	0%	0%
L1D	t = 4		0%	0%	0%
hit rate	t = 8		0%	0%	0%
L2D	t = 4		0%	0%	0%
hit rate	t = 8		0%	0%	0%
0 1	t = 4		0%	0.1%	0.2%
Cycles	t = 8		0%	0.2%	0.2%
Exec	t = 4		1.7x	2.2x	2.2x
time	t = 8		2x	2.7x	2.8x