

# **MacSim Tutorial Part-III**

Jaekyu Lee











# **Agenda (Part III)**

- Source code directory structure
- Trace Generation
- Memory System
- Process Manager
- Data structures
- Knobs and Stats
- Debugging









### **Source Code**

Jaekyu Lee









#### **MacSim Source Tree**

```
MacSim Top-
level
```

```
bin/
def/
contain definitions of parameter and events for
statistics
doc/
params/
scripts/
scripts/
scripts to build MacSim binary
src/
Source files (.cc and .h)
tools/
Tools (x86 trace generator, trace reader, ...)
```

```
// These files containing procedure to build and run MacSim and 
SConstruct, Sconscript, buildy.py
```

```
// macsim-sst
Makefile.am
macsimComponent.cpp
macsimComponent.h
```









### **Build Process Demo**









# **Doxygen Documentation**

- Detailed MacSim class (members, hierarchy) information
- Doxygen url:
  - http:// comparch.gatech.edu/hparch/macsim/doxygen/html/index.ht ml

#### Details in:

macsim/doc/macsim.pdf

File(s)	Purpose
frontend.cc/h, fetch_factory.cc/h, bp*.cc/h	Fetch stage
allocate*.cc/h, rob*.cc/h, map.cc/h	Decode and Allocate stages
schedule*.cc/h	Schedule stage
exec.cc/h	Execution stage
retire.cc/h	Retire stage
port.cc/h, cache.cc/h dram.cc/h, memory*.cc/h,	
memreq_info.cc/h, readonly_cache.cc/h,	
sw_managed_cache.cc/h	Memory system
pref*.cc/h	Prefetchers
trace_read.cc/h inst_info.h	Reading traces
core.cc/h	Class representing a core being simulated
process_manager.cc/h	Process Manager/thread scheduler
uop.cc/h	Uop structure and related enums
macsim.cc/h memory system, knobs and other objects	Class containing pointers to the simulated cores, NoC,
knob.cc/h	Classes for supporting knobs
statistics.cc/h	Classes for supporting knobs
factory_class.cc/h	Implementation of different factory classes
bug_detector.cc/h	Class useful for debugging forward progress errors happen
utils.cc/h	Utility classes and functions
debug_macros.h	Macros for debugging
assert_macros.h	Macros for assert statements with debug information
global*.h	Forward declarations and typedefs

Table 5. Source files and their purpose/content









### **Trace Generation**











### Overview of Trace Generation






X86 traces



**Graphics traces** (ongoing)







Attila







#### **Trace Format**



- Trace has following fields
  - PC, Opcode, Operands, Memory addresses, Memory request size, Active bits (to indicate divergent warp)
- Each thread (warp) has own file with its thread id and

```
Trace_0.raw TID: 0 BID: 0
Trace_1.raw TID: 1 BID: 0
Trace_65536.raw TID: 65536 BID: 1
Trace_65537.raw TID: 65537 BID: 1
```

In MacSim, these trace streams are converted to internal RISC-style micro-ops (uop)










### **Overview of GPU Trace Generation**

MacSim uses **GPUOcelot** for GPU trace generation









## **Steps to Generate GPU Traces**

- Please refer to
  - http://code.google.com/p/gpuocelot/wiki/TraceGeneration (Ocelot)
  - http://code.google.com/p/macsim/wiki/TraceGeneration (MacSim)
  - Documentation in MacSim repository
- svn checkout http://gpuocelot.googlecode.com/svn/trunk gpuocelot

  1. Checkout GPUOCEIOUTTOM SUDVERSION TEPOSILOTY



# Steps to Generate GPU Traces cnt'd



3. Link libocelot and libocelotTrace against CUDA

```
nvcc sourcefile.cu -locelot -ocelotTrace -lz -lboostxxx (boost libraries)
```

```
// configure.ocelot x86Trace: true
```

```
5. ./fft 256 100 1 1
```



# Steps to Generate GPU Traces cnt'd



#### Setting environment variables

- TRACE\_PATH: directory to store traces (default: current dir)
- TRACE NAME: prefix name for traces (default: Trace)
- KERNEL\_INFO\_PATH: file that contains kernel information
- COMPUTE\_VERSION : compute capability

#### Example

```
In ~/.bashrc

# Create a trace directory in the /storage/traces
export TRACE_PATH="/storage/traces/"

# kernel_info has the kernel information
export KERNEL_INFO_PATH="kernel_info"

# Calculate occupancy based on compute capability 2.0
export COMPUTE_VERSION="2.0"
```



# Steps to Generate GPU Traces - Cont'd



- The kernel information file (kernel\_info) should contain the following information.
  - kernel name
  - register usage (per thread)
  - shared memory usage (per thread)
  - (e.g.) \_Z9Memcpy\_SWPfS\_i 14 52
- Running CUDA application creates a directory with the kernel name where traces are generated as well as kernel\_config.txt which is used for MacSim.

```
drwxr-xr-x 2 anonymous group 69632 Sep 00 22:03 _Z9Memcpy_SWPfS_i_0 -rw-r--r-- 1 anonymous group 66 Sep 09 22:29 kernel_config.txt
```










# **Steps to Generate CPU Traces**

MacSim uses Pin for CPU trace generation



- Download pintool (ver. 41150, June-7-2011), not backward compatible
- Bu cd macsim/tools/trace\_generator; make n repository
- pin —t trace\_generator.so [options] binary input
- Pin homepage and tutorial: <a href="http://www.pintool.org">http://www.pintool.org</a>
   Pin homepage and tutorial: <a href="http://www.pintool.org">http://www.pintool.org</a>
   Comparch







# Micro-ops (uops)

- Traces are translated to internal RISC-style micro-ops
  - All traces are shared same structure
  - Defined in trace\_read.h and trace\_read.cc
- GPU traces: almost 1-1 matching
- CPU traces: simple translation
  - information is coming from Pin's XED
  - XED provides Inst\_category, register ids etc.
    - Does op have load/store?
    - Does op need a temp register?
    - Load+control flow, Load+store, load+no destination register
    - Does op have repeat?
    - Does op have a control flow instruction?









# **MacSim Memory System**

Jaekyu Lee



# Overview of Memory System of MacSim



Memory



- Cache hierarchy
  - One or multiple levels
  - Highly flexible
- Interconnection Network
  - Default, IRIS
  - Ring, 2D mesh and torus

Interconnection Controlle **Network** Memory Contr

// macsim.h

memory\_c\* m\_memory; dram\_controller\_c\*\*

m dram controller;

macsim c {

Core

Core

Private \$

MacSim class

Core

Core

- **FCFS**
- **FR-FCFS**

NoC and MCs are casiny attachable, actachable with other modules

router wrapper c\* m router;









#### Cache

#### Each cache level consists

- Cache
  - Banked
  - Multiple ports
- Multiple queues
  - Input Queue
  - Output Queue
  - Write-back Queue
  - Fill Queue

Router

```
Input Queue
// memory.h
              Memory class
dcu c { // data cache
                              anks/Ports
  cache c*
            m cache;
                                 Access
                                                Fill a cache line
  port c*
                               Cache
                                                  Fill Queue
m port[NUM BANK];
  queue c*
            m in queue;
                                   Cache
  queue c*
            m wb queue;
                                   misses
            m fill queue;
  queue c*
                              tput Queue
                                                   Router
  queue c*
            m out queue;
  router c* m router;
                                                  Outgoing/
                                                  incoming
                                                   requests
```








### Cache - cnt'd

#### Cache operations and flows between queues

- Cache access
- Cache eviction
- Outgoing requests
- Cache line fill












# **How to Construct Cache Hierarchy**

To model various cache hierarchy models, we employ very flexible cache hierarchy

- We need to define
  - Cache has a router
    - If router is enabled, traffics between upper/lower caches are thru the router
  - Cache has a direct link between upper/lower cache
    - Otherwise, there must be a direct link between caches











### **How to Construct Cache Hierarchy - cnt'd**










# **Cache Hierarchy Example - 1**

2-level private cache with the direct link



l2cache[i]->init( -1,

- L1 does not have router
- L1 miss
  - Inserted directly into L2's input queue
- L2 hit
  - Insert data directly into L1's fill queue
- L2 miss
  - Go thru L2's router

```
i, -1, false, false, false, false,
```



true)








# **Cache Hierarchy Example - 2**

Private L1, L2 caches with Shared L3 cache (No direct link)










# **Cache Hierarchy Example - 3**

Private L1, L2 caches with Shared L3 cache (With direct link)









# Cache Hierarchy - cnt'd

#### We provide sample cache hierarchies

- Users need to specify single parameter to use sample classes
  - No cache NVIDIA G80 GPU architecture
  - Private L1 / Shared L2 NVIDIA Fermi GPU architecture, Intel Core architecture
  - Private L1, L2 / Shared+tiled L3 with direct link Intel Sandy Bridge architecture
  - Private L1, L2 / Shared+tiled L3 without direct link Generic 2D topology









### **Interconnection Network**

- Default bi-direction ring network
  - Pipelined router architecture
  - Model virtual and physical channels with arbitrations
- IRIS interconnection simulator
  - CASL research group (Georgia Tech, led by Prof. Yalamanchili)
  - Model more detailed features
  - Have various topologies (Ring, 2D Mesh, Torus, ...)









# **Memory Controller**

- We model DRAM banks and channels
- DRAM bandwidth is modeled
- 3 timing parameters
  - Activate, Precharge, Column Access
- Scheduling policies
  - FCFS, FR-FCFS
  - Other policies can be easilinglementable

```
// dram.h
class dram_controller_c {
  address_parsing
  dram_request_buffer,
  banks,
  channels,
  router,
  ...
};
DRAM controller
  pseudo code
```









# **Memory Access Handling**

### Request Merging

- Memory requests with the same address can be merged with other older requests in various locations
- Intra-core: MSHR
- Inter-core: DRAM request buffer

#### Coalesced vs. Uncoalesced

- If GPU SIMD threads generate memory requests contiguous address, multiple requests can be coalesced in a larger request
- We model coalescing in Trace Generator
- GPUOcelot provides memory address and access size for each thread of a warp (block)









# **Process Manager**









## **Process Manager**

- We use term the "Process" for an application in MacSim
- A Process consists of one or more threads (thread blocks)
- Process Manager is the component of MacSim that assigns work to cores
- It also handles creation/termination of process/threads (thread blocks)
  - Bookkeeping to track number of running threads, completed threads











# **Process Manager Capabilities**

#### Process




Singlethreaded **Application** 

#### **Process**



Multi-threaded **Application** 

#### **Process**



Multi-threaded **GPU Application** 

#### MacSim

#### Single process simulation

- Single-threaded CPU
- Multi-threaded CPU
- **GPGPU**

#### Multi-process simulation

Any combination of processes

#### Configuring Multi-process simulations

- Partition cores among applications
- Specify the number of threads (thread blocks) per core
- Specify repetition flag









# **Process/Thread Creation**

- Allocate process structure, read trace config file and determine when threads have to be created
  - main thread created at start up
  - points of creation of child threads specified in terms of number of instructions executed by main thread
    - as the main thread executes check if a child thread should be created, if so, create the child thread and mark it ready for execution
  - for GPGPU applications all warps are created and marked ready at start up










# **Process/Thread Creation**









# Thread (Thread Block) Scheduling

#### CPU

- Greedy assignment of threads to cores
- Each core assigned threads up to user specified limit

#### **GPU**

- Scheduling at thread block granularity all warps in a block assigned to same core
- Greedy assignment of blocks to cores (other policies can be added easily)
- Occupancy How many blocks per core?
  - Calculated using Ocelot at trace generation and passed to Mascim via traces
  - Can be overridden by user
- Once assigned threads/thread block remain on the same core until termination
- Multi-application simulations (CPU+CPU or CPU+GPU),
- Each application is restricted to a statically defined set of cores
- Can repeat short running applications until a long running application ends









# **Thread Scheduling**

Process Manager maintains queues of ready but unassigned threads/thread blocks

X86 Queue

T4 T3 T2 T1

**GPU Queue** 

T3 T2 T1 T3 T2 T1





X86 Core X86 Core

max threads per core

- Initially greedy assignment to cores until specified limit
- Thereafter assign a new thread to a core whenever a thread on the core terminates













max thread blocks per core

- Initially greedy assignment to cores until specified limit
- Thereafter assign a new thread block to a core only when the core retires an entire thread block












# **Thread Scheduling**









- Consists of two files
  - process\_manager.h/cc
- process\_manager.h
  - Declares Process Manager class
    - process\_manager\_c
  - Defines data structures for
    - Applications being simulated
      - process\_s
    - Warps on GPU cores / threads on CPU cores
      - □ thread s
    - Bookkeeping
      - □ block schedule info s
      - thread\_trace\_info\_node\_s









- process\_manager.cc
  - Defines member functions of process\_manager\_c class







## thread\_s

- structure analogous to task structures used in OS kernels (task\_struct in Linux)
- each CPU thread and GPU warp has an instance of thread\_s
- contains fields for
  - thread id, block id, pointer to trace file, process to which thread/warp belongs, instructions read, trace buffer
  - In GPU cores, thread id represents warp id









#### thread\_s

```
typedef struct thread s {
  int
                         m thread id; /**< current thread id */
                         m block id; /**< block id */</pre>
  int
                         m trace file; /**< gzip trace file */
  gzFile
                         m file opened; /**< trace file opened? */</pre>
  bool
                           \overline{\text{m main thread}}; /**< main thread (usually thread id 0)
  bool
  uint64 t
                         m inst count; /**< total instruction counts */
                         m uop count; /**< total uop counts */</pre>
  uint64 t
  bool
                         m trace ended; /**< trace ended */</pre>
                        *m process; /**< point to the application belongs to */
  process s
  bool
                         m ptx; /**< GPU thread */</pre>
  char*
                         m buffer; /**< trace buffer */</pre>
  frontend s*
                         m fetch data; /**< frontend fetch data */
                         m prev trace info; /**< prev instruction trace info */</pre>
  trace info s*
                         m next trace info; /**< next instruction trace info */</pre>
  trace info s*
  bool
                         m thread init; /**< thread initialized */</pre>
                         m trace uop array[MAX PUP]; /**< trace uop array */</pre>
  trace uop s*
                            m next trace uop array[MAX PUP]; /**< next trace uop
  trace uop s*
array */
} thread s:
```









#### process\_s

- one instance for each application being simulated
- common structure for both CPU and GPGPU applications
  - GPGPU applications do not include CPU-side traces, they only include traces from all kernels executed by the application
- has fields for process id, start info of threads, no. of threads (warps) in application, threads (warps) created, threads terminated (warps), list of valid cores for this application, list of kernels executed by application (GPGPU only)









process s

```
lef struct process s
  process s();
 ~process s();
 unsigned int
                       m process id; /**< current process id */
                       m orig pid; /**< original process id - in case of repetition */
  int
  int
                       m max block; /**< max blocks per core for the application */
  thread start info s *m thread start info; /**< thread start information */
  thread s**
                       m thread trace info; /**< thread trace information */
                       m no of threads; /**< number of total threads */
  unsigned int
  unsigned int
                       m no of threads created; /**< number of threads created */
                       m no of threads terminated; /**< number of terminated threads */
  unsigned int
  map<int, bool>
                       m core list; /**< list of cores that this process is executed */
                      *m core pool; /**< core pool pointer */
  queue<int>
  bool
                       m ptx; /**< GPU application */
                       m repeat; /**< application has been re-executed */
  int
                       m applications; /**< list of sub-applications */</pre>
  vector<string>
                        m kernel block start count; /**< block id start count for sub-
  vector<int>
appl. */
  string
                       m current file name base; /**< current sub-appl.'s filename base
                       m kernel config name; /**< kernel config file name */
  string
                               m current vector index; /**< current index to the sub-
  int
application */
  map<int, bool>
                       m block list; /**< list of block currently running */</pre>
                       m inst count tot; /**< total instruction counts */</pre>
  uns64
                       m block count; /**< total block counts */
  int
 process s;
```







### block\_schedule\_info\_s

- bookkeeping structure for thread blocks in a GPGPU application, one instance for each thread block
- contains fields for no. of warps in block, no. of terminated warps, core to which block is assigned

```
typedef struct block schedule info s {
         m start to fetch; /**< start fetching */
 bool
          m dispatched core id; /**< core id in which this block is launched
  int
         m retired;
 bool
                             /**< retired */
         m dispatched thread num; /**< number of dispatched threads */
 int
         m retired thread num; /**< number of retired threads */
 int
 int
        m total thread num; /**< number of total threads */
 int m_dispatch_done; /**< dispatch_done */
        m trace exist;
                           /**< trace exist */
 bool
                           /**< scheduled cycle */
 Counter m sched cycle;
 Counter m retire cycle;
                            /**< retired cycle */
 block schedule info s;
```









## thread\_trace\_info\_node\_s

 wrapper structure around thread\_s used by process\_manager\_c to track threads (warps) yet to be assigned to cores

```
typedef struct thread_trace_info_node_s {
  thread_s* m_trace_info_ptr; /**< trace information pointer */
  process_s* m_process; /**< pointer to the process */
  int m_tid; /**< thread id */
  bool m_main; /**< main thread */
  bool m_ptx; /**< GPU simulation */
  int m_block_id; /**< block id */
} thread_trace_info_node_s;</pre>
```









#### process\_manager\_c

- creates processes, threads (warps)
- does assignment of threads / thread blocks to cores
- invoked again on termination of threads (warps)
- contains list of threads not assigned to any core (CPU only)
- contains list of threads blocks not assigned to any core (GPGPU only)
- handles repetition of applications (triggered by retire) when multiple applications are being run









#### Process/Thread creation and termination

```
// of threads/warps and thread blocks in application / each
kernel
// of application, start info of threads
create process()
// called for each thread/warp when it becomes ready for
launch,
// allocates a thread trace info node s node and inserts into
// m thread queue or m block queue. All warps are ready for
launch
// at the start of a kernel
create thread node()
// allocates and initializes a thread s node, opens trace
file
// for thread/warp
create thread()
// cleans up some data structures and saves stats (if this
the
// first run of the application)
terminate process()
// clears data structures, retires thread block if all warps
in
// block have completed, calls sim thread schedule()
terminate_thread()
```









# Thread/block scheduling block to a core if the









## **Classes/Data Structures**

Nagesh Lakshminarayana









#### uop\_c

- main data structure for uops
  - an instance is allocated for each uop
- contains thread (warp) id, core id, block id (GPU only), timestamps of when uop passed through different stages, opcode type, source and destination operands and all other information required for execution
  - contains list of child uops in case of uncoalesced memory accesses

New uops are allocated from a uop pool and completed uops are returned to the pool









#### core\_c

- class for cores in simulation
- contains pointers to objects for pipeline stages and components
- during simulation run\_a\_cycle() of core\_c is called every cycle
  - core\_c::run\_a\_cycle() calls run\_a\_cycle() function of the pipeline stages









#### map\_c

- Class for tracking data and memory dependences between uops of a thread
- once a dependence between uops is identified, pointer to source uop is added to the list of uops on which the dependent will wait
  - in the schedule stage a check is made to see if all sources of a uop have completed









#### mem\_req\_s

- data structure for memory requests
  - an instance of mem\_req\_s is allocated for every memory request
- contains id information, details of primary memory request and piggybacking requests, pointer to done function
  - done function is a callback function called when the memory request is completed (actually when response reaches L2)
    - user can add code here for collecting statistics









#### drb\_entry\_s

- data structure for requests in DRAM
  - contains timestamp, row id, bank id and pointer to memory request
- requests to a bank are held in a list, DRAM scheduler sorts this list according to policy being implemented and returns the head of the list
  - can extend the structure to track any information that your DRAM policy requires









# **Utility Classes**

Nagesh Lakshminarayana









## **Utility Classes**

## pool\_c

- class used to implement memory pools of objects/strctures of different types
  - acquire\_entry() and release\_entry() for getting/releasing an from/to the pool
  - pool expands automatically when it is out of space

#### pqueue\_c

- class for modeling latencies of pipeline stages
  - entries pushed into the queue are ready to be removed from queue after the specified latency
  - priority used among entries pushed into queue in the same cycle









## **Utility Classes**

#### Factory classes

- Fetch policies, DRAM policies, memory hierarchies and so on are implemented by classes whose objects are instantiated via factory mechanisms
  - One factory class for fetch policies, one for DRAM policies, ...
- For supporting new policies
  - Define a class for the policy
  - Register class with factory under the name of the policy
  - Specify new policy as the policy to be used during simulation (via simulation parameters)









## **Knob Variables**

Nagesh Lakshminarayana









#### **Knobs**

- Used to specify architecture and simulation parameter values
- Available knobs can be found in .param.def files in def/ directory under main source directory
- To set a knob
  - provide a value on the command line (highest priority),
  - provide a value in the parameter file, or
  - provide a default value in the definition (lowest priority)
- All knobs and their values for a simulation are written to params.out file when simulation starts









# **Adding New Knobs**

- Add a definition in a relevant .param.def file in def/directory (create a new file if necessary)
  - Knob definitions converted into c++ source and included in build process automatically
- Format of definition
  - param<{name\_in\_code}, {name}, {knob\_type}, {default\_value}>
    - name\_in\_code name for accessing knob in the code (in upper case)
    - name name used in command line or parameter file (in lower case)
    - knob\_type bool, different int types, float, string
    - default value must be provided
- Example definition
  - param<L2\_ASSOC, I2\_assoc, int, 8>









# **Setting and Using Knobs**

- Example definition
  - param<L2\_ASSOC, I2\_assoc, int, 8>
- Setting value on command line
  - ./macsim --l2\_assoc=16
- Setting value in parameter file (params.in)
  - I2 assoc 16
- Accessing in code
  - use KNOB\_L2\_ASSOC (prefix knob name with KNOB\_)
    - \*m\_simBase->m\_knobs->KNOB\_L2\_ASSOC, or
    - m\_simBase->m\_knobs->KNOB\_L2\_ASSOC->getValue()









## **Statistics**

### Nagesh Lakshminarayana









### **Stats**

- Global or per core stats
- Three Stat types supported
  - COUNT
    - #occurrences of an event
  - RATIO
    - Ratio of #occurrences of event A to the #occurrences of event B
  - DIST
    - Proportion of each event in a group of events
- Stat definitions can be found in .stat.def files in def/ directory under main source directory









### **Stats**

- At the end of simulation .stat.out files containing stat values are generated
  - single application simulation .stat.out files
  - Multi-application simulation .stat.out.<appl\_id> files
    - stat files generated when the first run of application completes
- Script to read stat values from the stat files will be provided
  - provide name of stat and value of stat will be printed
  - script can also evaluate simple expressions containing stat names









#### **COUNT Stat**

#### Format of definition

- DEF\_STAT(STAT\_NAME, COUNT, NO\_RATIO [, PER\_CORE])
  - STAT\_NAME name for accessing stat in code (in upper case)
  - NO\_RATIO not a ratio stat
  - PER\_CORE optional, use if you want a per core stat

#### Example definitions

- DEF\_STAT(INST\_COUNT\_TOT, COUNT, NO\_RATIO)
- DEF\_STAT(INST\_COUNT, COUNT, NO\_RATIO, PER\_CORE)

#### Example output

• INST\_COUNT\_TOT 100000 100000 INST\_COUNT\_CORE\_0 52342 52342 INST\_COUNT\_CORE\_1 47658 Count









#### **RATIO Stat**

#### Format of definition


- DEF\_STAT(STAT\_NAME, RATIO, BASE\_STAT\_NAME [, PER\_CORE])
  - STAT\_NAME name for accessing stat in code (in upper case)
  - BASE STAT NAME stat whose value is the denominator in the ratio
  - PER\_CORE optional, use if you want a per core stat
  - Requires the definition of a stat of type COUNT

#### Example definition

DEF\_STAT(DCACHE\_ACCESSES, COUNT, NO\_RATIO)
 DEF\_STAT(DCACHE\_HITS, RATIO, DCACHE\_ACCESSES)

#### Example output

DCACHE\_ACCESSES
 DCACHE HITS











#### **DIST Stat**

#### Format of definition

- DEF STAT(STAT NAME START, DIST, NO RATIO [, PER CORE]) DEF STAT(STAT NAME, COUNT, NO RATIO [, PER CORE])\* DEF STAT(STAT NAME END, DIST, NO RATIO [, PER CORE]) DIST stat should contain at least two stats
- Example definition
  - DEF\_STAT(ICACHE HITS, DIST, NO RATIO) DEF STAT(ICACHE MISSES, DIST, NO RATIO)

Sample output

**ICACHE HITS** ICACHE MISSES 29233 3476

Count

0.89037tion = (292331 /(292331 + 34767)) =

 $\Re \text{ Proportion} = (34767/(292331 + 34767)) =$ 

 $\Sigma(\text{prop}_i) = 1 =$ 

100%











## **Updating Stats**

#### Macros for updating Stats

- Global stats
  - STAT EVENT(STAT NAME) increment STAT NAME by 1
  - STAT\_EVENT\_N(STAT\_NAME, n) increment STAT\_NAME by n
  - STAT\_EVENT\_M(STAT\_NAME) decrement STAT\_NAME by 1
- Per-core stats
  - STAT\_CORE\_EVENT(CORE\_ID, STAT\_NAME) increment STAT\_NAME for core CORE\_ID by 1
  - STAT\_CORE\_EVENT\_N(CORE\_ID, STAT\_NAME, n) increment STAT\_NAME for core CORE\_ID by n
  - STAT\_CORE\_EVENT\_M(CORE\_ID, STAT\_NAME,) decrement STAT\_NAME for core CORE\_ID by 1









## **Debugging**

Nagesh Lakshminarayana









# **Debug Statements**

- Debug statements can be printed only with the debug version of the MacSim binary
  - Run "make dbg" to build the debug version
- To output debug statements for a stage/component
  - Set knob debug\_cycle\_start to the cycle value from when debug statements should be printed
    - Cycle value should be greater than zero
  - Set the debug enable knob for the stage/component to 1
    - Knobs available for pipeline stages, memory system and so on
    - Check debug.param.def for list of available knobs
- Knob debug\_cycle\_stop can be set to turn off debug statements after some point
  - Set debug\_cycle\_stop to zero (default) to print till end of simulation







# **Debug Statements**

params.in file with debugging enabled for front-end stage

```
debug_cycle_start 1
debug_cycle_stop 0
debug_front_stage 1
...
```







# **Adding New Debug Statements**

Debug statements can be added using the DEBUG macro

DEBUG macro takes parameters similar to the printf() function

- Example debug statement
  - DEBUG("m\_core\_id:%d thread\_id:%d uop\_num:%lld operands are not ready \n",

```
m_core_id, cur_uop->m_thread_id, cur_uop->m_uop_num);
```









# Sample Debug output

```
/src/frontend.cc:836: *m simBase->m knobs->KNOB DEBUG FRONT STAGE (I=48 C=1136): m core id:0 m running thread num:1 m fetching thread num:1 m uniqu
 scheduled thread num:1
 ./src/frontend.cc:914: *m simBase->m knobs->KNOB DEBUG FRONT STAGE (I=48 C=1136): m core id:0 try again:1 tid:0
 ./src/frontend.cc:230: *m simBase->m knobs->KNOB DEBUG FRONT STAGE (I=48 C=1136): m core id:0 frontend fetch thread is:0
 ./src/frontend.cc:633: *m simBase->m knobs->KNOB_DEBUG_FRONT_STAGE (I=48 C=1136): m_core_id:0 fetch_addr:46c856 new fetch_addr:46c856 m_icache hit
 ./src/frontend.cc:465: *m simBase->m knobs->KNOB DEBUG FRONT STAGE (I=48 C=1136): cycle count:1136 m core id:0 tid:0 uop num:60 inst num:50 uop.va
b54658 iaq:0 mem type:2 dest:0 num dests:0
 ./src/frontend.cc:550: *m simBase->m knobs->KNOB DEBUG FRONT STAGE (I=48 C=1136): m core id:0 tid:0 MT scheduler[0]->0x46c85d
 ./src/frontend.cc:721: *m simBase->m knobs->KNOB DEBUG FRONT STAGE (I=48 C=1136): m core id:0 tid:0 inst num:50 uop num:60 opcode:11 isitEOM:1 sent
to afe
 ./src/frontend.cc:465: *m simBase->m knobs->KNOB DEBUG FRONT STAGE (I=48 C=1136): cycle count:1136 m core id:0 tid:0 uop num:61 inst num:51 uop.va:
 iaq:0 mem type:0 dest:19 num dests:1
 ./src/frontend.cc:550: *m simBase->m_knobs->KNOB_DEBUG_FRONT_STAGE (I=48 C=1136): m_core_id:0 tid:0 MT_scheduler[0]->0x46c867
 ./src/frontend.cc:721: *m simBase->m knobs->KNOB DEBUG FRONT STAGE (I=48 C=1136): m core id:0 tid:0 inst num:51 uop num:61 opcode:11 isitEOM:1 sent
 ./src/frontend.cc:836: *m_simBase->m_knobs->KNOB_DEBUG_FRONT_STAGE (I=48 C=1137): m_core_id:0 m_running_thread_num:1 m_fetching_thread_num:1 m_uniqu
 scheduled thread num:1
 ./src/frontend.cc:914: *m simBase->m knobs->KNOB DEBUG FRONT STAGE (I=48 C=1137): m core id:0 try again:1 tid:0
 ./src/frontend.cc:230: *m simBase->m knobs->KNOB DEBUG FRONT STAGE (I=48 C=1137): m core id:0 frontend fetch thread is:0
 ./src/frontend.cc:633: *m_simBase->m_knobs->KNOB_DEBUG_FRONT_STAGE (I=48 C=1137): m_core_id:0 fetch_addr:46c867 new fetch_addr:46c867 m_icache hit
 ./src/frontend.cc:465: *m simBase->m knobs->KNOB DEBUG FRONT STAGE (I=48 C=1137): cycle count:1137 m core id:0 tid:0 uop num:62 inst num:52 uop.va:
4203e8 iaq:0 mem type:2 dest:0 num dests:0
 ./src/frontend.cc:550: *m simBase->m knobs->KNOB DEBUG FRONT STAGE (I=48 C=1137): m core id:0 tid:0 MT scheduler[0]->0x46c86b
 ./src/frontend.cc:721: *m simBase->m knobs->KNOB_DEBUG_FRONT_STAGE (I=48 C=1137): m_core_id:0 tid:0 inst_num:52 uop_num:62 opcode:11 isitEOM:1 sent
to afe
 ./src/frontend.cc:465: *m_simBase->m_knobs->KNOB_DEBUG_FRONT_STAGE (I=48 C=1137): cycle_count:1137 m_core_id:0 tid:0 uop_num:63 inst_num:53 uop.va:
64203f0 iaq:0 mem type:2 dest:0 num dests:0
 ./src/frontend.cc:550: *m simBase->m knobs->KNOB DEBUG FRONT STAGE (I=48 C=1137): m core id:0 tid:0 MT scheduler[0]->0x46c86f
 ./src/frontend.cc:721: *m simBase->m knobs->KNOB DEBUG FRONT STAGE (I=48 C=1137): m core id:0 tid:0 inst num:53 uop num:63 opcode:11 isitEOM:1 sent
to afe
```







## **Forward Progress Error**

- A Forward Progress Error is triggered when an active core has not retired any instructions for the number of cycles specified by the knob forward\_progress\_limit
  - A Forward Progress Error causes simulation to be aborted
- A Forward Progress Error could be triggered when
  - A uop cannot be retired because the memory request it generated was lost in the memory system
  - A uop cannot be scheduled because one of its sources operands is not marked ready yet, but the uop producing the source has already retired (or is lost)









## **Bug Detector**

- The knob bug\_detector\_enable can be turned on to generate additional debug information that would be helpful in resolving forward progress errors
  - Works with both debug and optimized versions of binary
  - Generates
    - bug\_detect\_uop.out
      - Dump of all uops in the pipeline of the failing core
    - bug\_detect\_mem.out
      - Dump of all memory requests issued by the failing core
    - bug detect dram.out
      - Dump of all requests in DRAM









# Questions?

