


SEYMOUR CRAY: WOULD YOU RATHER ROW & FIELD WITH
TWO STRONG OKEN OR 1024 CHICKENS?

1 (7 CHICKENS!


MODERN GPU: - THOUSANDS OF ALUS

- HUNDREDS OF PROCESSORS
- TENS OF THOUSANDS OF CONCUMBENT THIZEADS

THIS CLASS: LEARLY TO THINK IN PARALLEL (LIKE THE CHICKENS)









ARE PROCESSORS TODAY GETTING FASTER BECAUSE



WE HAVE MORE THANSISTORS AVAILABLE FOR COMPUTATION?



WHY DON'T WE KEEP INCREASING CLOCK SPEED?

HAVE TRANSISTORS STOPPED GETTING SMALLER + FASTER? NO.

INSTEAD HEAT!

WHAT MATTERS TODAY: POWER!

CONSEQUENCE:

- SMALLER, MORE EFFICIENT PROCESSOES
- MORE OF THEM.




```
WHAT KIND OF PROCESSORS WILL WE BUILD?
           (MAJOR DESIGN CONSTRAINT: POWER.)
     CPU: - COMPLEX CONTROL HARDWARE
           1 FLEXIBILITY + PERFORMANCE!
           & EXPENSIVE IN TERMS OF POWER
     GPU: - SIMPLER CONTRIL HARDWARE
           1 MORE HW FOR COMPUTATION
           POTENTIALLY MORE POWER EFFICIENT (OPS/WATT)
           I MORE RESTRICTIVE PROGRAMMING MODEL
```

WHICH TECHNIQUES ALLE COMPUTER DEXIGNERS USING TODAY
TO GUILD MORE POWER-EFFICIENT CHIPS?

- FEWER, MORE COMPLEX PROCESSORS
- MORE, SIMPLER PROCESSORS
- MAXIMIZING THE SPEED OF THE PROCESSOR CLOCK
- INCREASING THE CONTROL HW

LET'S BUILD A (POWER-EFFICIENT) HIGH PERFORMANCE PROCESSOR!

THROUGHPUT LATENCY (STUFF/TIME) (TIME) (JOBS/ HOUR) (SECONDS)



$$d = 4500km$$

Car

$$2people\ at\ v=200km/h$$

So we find for time to discover the latency:

$$v = \frac{d}{t}$$

$$tv = d \rightarrow t = \frac{d}{v}$$

Replacing

$$t = \frac{4500km}{200km/h} = \frac{4500km * h}{200km} = \frac{4500}{200}h = 22.5h$$

$$throughput = \frac{2people}{22.5h} = 0.0888people/h \approx 0.089people/h$$

Bus

$$40$$
 people at $v = 50$ km/h

We find for time to discover the latency:

$$t = \frac{d}{v}$$

Replacing

$$t = \frac{4500km}{50km/h} = 90h$$

we find for throughput (people/hour)

$$throughput = \frac{40people}{90h} = 0.444people/h \cong 0.45people/h$$

CORE GRU DESIGN TENETS

- 1) LOTS OF SIMPLE COMPUTE UNITS
 TRADE SIMPLE CONTROL FOR MORE COMPUTE
- (2) EXPLICITLY PARALLEL PROGRAMMING MODEL
- (3) OPTIMIZE FOR THROUGHPUT NOT LATENCY

GRUS FROM THE POINT OF VIEW OF THE BOPTWARE DEVELOPER

- IMPORTANCE OF PROGRAMMING IN PARALLEL

8 CORE NY DAIDGE (INTEL)

X 8- WIDE AVX VECTOR OPERATIONS/CORE


x 2 THREADS/ CORE (HYPERTHREADING)

128-WAY PARALLELISM




Heterogeneous System Architecture (HSA)


WRITTEN IN C UITH EXTENSIONS



WRITTEN IN C UITH EXTENSIONS



WRITTEN IN C UITH EXTENSIONS



- 1) DATA CPU GPU
- (2) DATA GPU CPU
- (1),(2): cuda Memcpy
- (3) ALLOCATE GPU MEMORY
 - (3) cuda Malloc
- 4) LAUNCH KERNEL ON GPU

QUIZ THE GOU CAN DO THE FOLLOWING (T/F)

- INITIATE DATA SEND GPU -9 CPU
- RESPOND TO CPU REQUEST TO SEND DATA GPU -> CPU
- INITIATE DATA REQUEST CRU-9 GPU
- RESPOND TO CPU REQUEST TO RECV DATA CPU-S GIU
- COMPUTE A KERNEL LAWNCHED BY CPU
- COMPUTE A KERNEL LAUNCHED BY GPU.

Now let's read the introduction to CUDA C located at

report_src/additional_resources/Introduction to CUDA C - GPU Technology Conference.pdf