

Project Title

**Implementation of 12 Hour clock with
AM/PM indicator**



Ronak Gupta (21307R010)

MTech. ICS

Department of Electrical Engineering

**Indian Institute of Technology
Bombay**

Problem Statement

Design a set of counters suitable for a 12-hour clock system with an AM/PM indicator. These counters will be driven by a high-frequency clock signal (clk) and will be incremented by one every time a pulse is received on the 'ena' input, indicating a one-second interval. A 'reset' input will be used to set the clock to 12:00 AM. The 'pm' signal will be 0 for AM and 1 for PM. The counters include 'hh' for hours, 'mm' for minutes, and 'ss' for seconds, each represented by two Binary-Coded Decimal (BCD) digits. It's important to note that the reset operation takes precedence over the enable operation and can occur even when the enable signal is not active.


To provide clarity on the operation, consider the following timing diagram which illustrates the transition from 11:59:59 AM to 12:00:00 PM, as well as the behavior of synchronous reset and enable signals.

Module Declaration

```
module top_module(  
    input clk,  
    input reset,  
    input ena,  
    output pm,  
    output [7:0] hh,  
    output [7:0] mm,  
    output [7:0] ss);
```

Note:

In this clock system, the transition from 11:59:59 PM should result in advancing to 12:00:00 AM, and similarly, the transition from 12:59:59 PM should result in advancing to 01:00:00 PM. There is no representation for 00:00:00 in this context.



RESULTS

```
Terminal
(osboxes@osboxes) [~ <17>$] cd EE705_VLSI_Design_Lab/iverilog/wall_clock
/home/osboxes/EE705_VLSI_Design_Lab/iverilog/wall_clock
(osboxes@osboxes) [~/EE705_VLSI_Design_Lab/iverilog/wall_clock <18>$] ls
a.out dump.vcd wall_clock.v
(osboxes@osboxes) [~/EE705_VLSI_Design_Lab/iverilog/wall_clock <19>$] iverilog w
all_clock.v
(osboxes@osboxes) [~/EE705_VLSI_Design_Lab/iverilog/wall_clock <20>$] vvp a.out
VCD info: dumpfile dump.vcd opened for output.
(osboxes@osboxes) [~/EE705_VLSI_Design_Lab/iverilog/wall_clock <21>$] gtkwave du
mp.vcd

GTKWave Analyzer v3.3.66 (w)1999-2015 BSI
[0] start time.
[864000] end time.
█
```

