



# **MT6261D GSM/GPRS/EDGE-RX SOC Processor Data Sheet**

Version: 0.4

Release date: 2014-03-06

© 2012 - 2014 MediaTek Inc.

This document contains information that is proprietary to MediaTek Inc.

Unauthorized reproduction or disclosure of this information in whole or in part is strictly prohibited.

Specifications are subject to change without notice.

## Document Revision History

Revision	Date	Author	Description
0.1	2014-02-18	CP Dai	1 <sup>st</sup> release
0.2	2014-02-24	CP Dai	Reviewed by software
0.3	2014-03-04	CP Dai	Detailed PMU part
0.4	2014-03-06	CP Dai	Delete Redundancy

## Table of Contents

<b>Document Revision History .....</b>	<b>2</b>
<b>Table of Contents .....</b>	<b>3</b>
<b>Preface .....</b>	<b>7</b>
<b>1 System Overview .....</b>	<b>8</b>
1.1 Platform Features .....	12
1.2 MODEM Features.....	13
1.3 GSM/GPRS RF Features .....	14
1.4 Multimedia Features .....	15
1.5 Bluetooth Features .....	17
1.6 FM Features .....	18
1.7 General Descriptions .....	19
<b>2 Product Descriptions.....</b>	<b>21</b>
2.1 Pin Description.....	21
2.2 Electrical Characteristics .....	40
2.3 System Configuration .....	48
2.4 Power-on Sequence and Protection Logic .....	49
2.5 Analog Baseband .....	52
2.6 Power Management Unit Blocks .....	56
2.7 GSM/GPRS RF.....	101
2.8 Bluetooth.....	107
2.9 FM RF .....	110
2.10 Package Information .....	113
2.11 Ordering Information .....	116
<b>3 Micro-Controller Unit Peripherals.....</b>	<b>117</b>
3.1 Pulse-Width Modulation Outputs (2 Channel) .....	117
3.2 SIM Interface .....	122
3.3 Keypad Scanner .....	142
3.4 General Purpose Inputs/Outputs .....	152
3.5 General-purpose Timer.....	288
3.6 MCU OSTIMER .....	293
3.7 UART1 .....	305
3.8 UART2 .....	321
3.9 UART3 .....	338
3.10 I2C/SCCB Controller.....	353
3.11 I2C/SCCB_18V Controller .....	366
3.12 Real Time Clock.....	379
3.13 Auxiliary ADC Unit .....	394
3.14 USB Device Controller .....	407
3.15 Accessory Detector.....	425

3.16 SD Memory Card Controller (SDMC0) .....	436
3.17 SD Memory Card Controller (SDMC1) .....	463
3.18 BTIF .....	490

## Lists of Tables and Figures

Table 1. Pin coordinates .....	22
Table 3. PIN function description and power domain .....	24
Table 4. Acronym for state of pins .....	27
Table 5. State of pins .....	27
Table 6. Acronym for pull-up and pull-down types .....	32
Table 7. Capability of PU/PD, driving and Schmitt trigger .....	32
Table 8. Absolute maximum ratings for power supply .....	40
Table 9. Absolute maximum ratings for voltage input .....	40
Table 10. Absolute maximum ratings for storage temperature .....	40
Table 11. Recommended operating conditions for power supply .....	41
Table 12. Recommended operating conditions for voltage input .....	41
Table 13. Recommended operating conditions for operating temperature .....	41
Table 14. Electrical characteristics .....	41
Table 15. Strapping table .....	48
Table 16. Mode selection of chip .....	48
Table 17. APC-DAC specifications .....	52
Table 18. Functional specifications of auxiliary ADC .....	53
Table 19. Functional specifications of analog voice blocks .....	55
Table 20. Functional specifications of analog audio blocks .....	56
Table 21. LDO types and brief specifications .....	59
Table 22. Analog LDO specifications .....	59
Table 23. Digital LDO specifications .....	60
Table 24. RTC LDO specification .....	61
Table 25. BOOST specification .....	61
Table 26. ISINKs and KPLED switches specification .....	62
Table 27. Charger detection specifications .....	67
Table 28. Pre-charge specifications .....	67
Table 29. Constant current specifications .....	67
Table 30. Constant voltage and over-voltage protection specifications .....	68
Table 31. BC1.1 specifications .....	68
Table 32. DC characteristics (TA = 25oC, VDD = 2.8V unless otherwise stated) .....	103
Table 33. Rx AC characteristics (TA = 25oC, VDD = 2.8V unless otherwise stated) .....	103
Table 34. Tx GMSK AC characteristics (TA = 25oC, VDD = 2.8V unless otherwise stated) .....	105
Table 35. SX AC characteristics (TA = 25oC, VDD = 2.8V unless otherwise stated) .....	106
Table 36. DCXO AC characteristics (TA = 25oC, VDD = 2.8V unless otherwise stated) .....	106
Table 37. Basic data rate – receiver specifications .....	108
Table 38. Basic data rate – transmitter specification .....	108

Table 39. Enhanced data rate – receiver specifications .....	109
Table 40. Enhanced data rate – transmitter specifications .....	110
Table 41. FM receiver DC characteristics (TA=25°C, VDD=2.8V unless otherwise stated) .....	111
Table 42. FM receiver AC characteristics.....	111
Table 43. Time-out condition for answering to reset sequence.....	139
Table 44. 5*5 double KEY's order number in COL/ROW matrix.....	151
Table 45. 5*5 triple KEY's order number in COL/ROW matrix.....	151
Table 46. Abbreviations .....	293
Table 47. Wakeup sources .....	294
Table 48. Characteristics of wakeup sources.....	294
Table 49. Relationship between commands and touch panel control signals .....	397
Table 50. AUXADC channel description.....	397
Table 51. Sharing of pins for SD memory card controller .....	437
Table 52: Sharing of pins for SD memory card controller .....	464
Table 53. IIR[5:0] codes associated with the possible interrupts .....	492
Figure 1. Typical application of MT6261D.....	11
Figure 2. MT6261D block diagram.....	20
Figure 3. Ball diagram and top view.....	21
Figure 5. Power-on/off control sequence by pressing PWRKEY and XOSC32_ENB = 0 .....	50
Figure 6. Power-on/off control sequence by pressing PWRKEY and XOSC32_ENB = 1 .....	50
Figure 7. Block diagram of audio mixed-signal blocks.....	55
Figure 8. PMU system block diagram.....	57
Figure 9. Power domain .....	58
Figure 10. LDO block diagram .....	59
Figure 11. ISINKs and KPLED switches block diagram.....	62
Figure 12. PCHR block diagram .....	64
Figure 13. Charging states diagram.....	65
Figure 14. Diagram of MT6261D 2G RFSYS.....	103
Figure 15. System diagram of Bluetooth RF transceiver .....	107
Figure 16. Block diagram of hardware top-level architecture .....	111
Figure 17. Outlines and dimension of TFBGA 8.1mm*7.6mm, 145-ball, 0.5 mm pitch package .....	115
Figure 18. Mass production top marking of MT6261D.....	116
Figure 19. PWM waveform.....	117
Figure 20. PWM waveform with register values.....	118
Figure 21. Block diagram of SIM interface.....	122
Figure 22. Timing diagram of SIM interface .....	124
Figure 23. Answering to reset sequence.....	139
Figure 24. 5x5 double keypad matrix (50 keys) .....	143
Figure 25. 5x5 triple keypad matrix (75 keys) .....	144
Figure 26. 5*5 double keypad scan waveform.....	144
Figure 27. One key pressed with de-bounce mechanism denoted .....	145
Figure 28. (a) Two keys pressed, case 1; (b) Two keys pressed, case 2 .....	145
Figure 29. kp timing register.....	錯誤! 尚未定義書籤。

Figure 30. GPIO block diagram .....	152
Figure 31. OS timer system view .....	293
Figure 32. Wakeup event and Irq_b integration diagram.....	295
Figure 33. Pause command complete and pause request state .....	299
Figure 34. Debug wakeup events .....	305
Figure 35. Block Diagram of UART1 .....	306
Figure 36. Block Diagram of UART2.....	322
Figure 37. Block Diagram of UART .....	339
Figure 38. AUXADC architecture .....	395
Figure 39. Touch panel circuit structure .....	396
Figure 40. Touch panel sampling waveform .....	397
Figure 41. USB11 controller system diagram .....	408
Figure 42. Suggested Accessory Detection Circuit.....	426
Figure 43. The Sate machine between Microphone and Hook-Switch plug-in/out change.....	427
Figure 44. PWM waveform.....	427
Figure 45. PWM waveform with register value present .....	430
Figure 46. Card detection for SD memory card .....	438
Figure 47. Card detection for SD memory card .....	465
Figure 48. Card detection for SD memory card (Scheme 2) .....	465
Figure 49. Interface connection between BT and baseband system.....	491

## Preface

---

### Acronyms for register types

- R/W** For both read and write access
- RO** Read only
- RC** Read only. After the register bank is read, every bit that is HIGH(1) will be cleared to LOW(0) automatically.
- WO** Write only
- W1S** Write only. When data bits are written to the register bank, every bit that is HIGH(1) will cause the corresponding bit to be set to 1. Data bits that are LOW(0) have no effects on the corresponding bit.
- W1C** Write only. When data bits are written to the register bank, every bit that is HIGH(1) will cause the corresponding bit to be cleared to 0. Data bits that are LOW(0) have no effects on the corresponding bit.

## 1 System Overview

MT6261D is a monolithic chip integrating leading edge power management unit, analog baseband and radio circuitry based on the low-power CMOS process.

MT6261D is a feature-rich and extremely powerful single-chip solution for high-end GSM/GPRS capability. Based on the 32-bit ARM7EJ-S™ RISC processor, MT6261D's superb processing power, along with high bandwidth architecture and dedicated hardware support, provides a platform for high-performance GPRS Class 12 MODEM application and leading-edge multimedia applications.

MT6261D also features:

- A highly integrated Bluetooth transceiver which is fully compliant with Bluetooth specification v3.0.
- A FM receiver supporting both audio broadcast de-modulation and RDS/RBDS data decoding.

Typical application diagram is shown in Figure 1.

### Platform

MT6261D is capable of running the ARM7EJ-S™ RISC processor, which provides the best trade-off between system performance and power consumption.

For large amounts of data transfer, high-performance DMA (Direct Memory Access) with hardware flow control is implemented, which greatly enhances the data movement speed while reducing the MCU processing load.

Targeted as a media-rich platform for mobile applications, MT6261D also provides hardware

security digital rights management for copyright protection. For further safeguard and to protect the manufacturer's development investment, hardware flash content protection is provided to prevent unauthorized porting of the software load.

### Memory

MT6261D supports serial flash interface with various operating frequencies.

### Multimedia

The MT6261D multimedia subsystem provides serial interface for CMOS sensors. The camera resolution is up to VGA size. The software-based codec can be used to process various video types. To take advantage of the high MCU performance, GIF and PNG decoders are implemented by the software.

In addition, MT6261D is implemented with a high-performance audio synthesis technology, as well as a high-quality audio amplifier to provide superior audio experiences.

### Connectivity and storage

MT6261D supports UART, USB 1.1 FS/LS , SDIO and SD storage systems. These interfaces provide MT6261D users with the highest level of flexibility in implementing high-end solutions.

To achieve a complete user interface, MT6261D also brings together all the necessary peripheral blocks for a multimedia GSM/GPRS phone. The peripheral blocks include the keypad scanner with the capability to detect multiple key presses, SIM controller, real-time clock, PWM, serial LCD controller and general-purpose programmable I/Os.

### Audio

Using a highly integrated mixed-signal audio front-end, the MT6261D architecture provides easy audio interfacing with direct connection to the audio transducers. The audio interface integrates A/D converters for voice band, as well as high-resolution stereo D/A converters for both audio and voice band.

MT6261D supports AMR codec to adaptively optimize the quality of speech and audio. Moreover, HE-AAC codec is implemented to deliver CD-quality audio at low bit rates.

In addition, an 1.2W audio amplifier is also embedded to save the BOM cost of adopting external amplifiers.

#### GSM/GPRS radio

MT6261D integrates a mixed-signal baseband front-end in order to provide a well-organized radio interface with flexibility for efficient customization. The front-end contains gain and offset calibration mechanisms and filters with programmable coefficients for comprehensive compatibility control on RF modules. MT6261D achieves outstanding MODEM performance by utilizing a highly dynamic range ADC in the RF downlink path.

MT6261D embeds a high-performance and completely integrated single-ended SAW-less RF transceiver for multi-band GSM cellular system. In this RF transceiver, a quad-band receiving feature with high sensitivity is supported utilizing one RF receiver and a fully integrated channel filter. With ultra-high dynamic range, the off-chip balun and SAW filters on the receiving path can be removed for BOM cost reduction. In addition, the minimum component count is guaranteed by realizing a highly integrated transmitter, low-spur frequency synthesizer and a Digitally-Controlled Crystal Oscillator (DCXO).

#### Bluetooth radio

MT6261D offers a highly integrated Bluetooth radio and baseband processor. Only a minimum of external components are required. MT6261D provides superior sensitivity and class 1 output power and thus ensures the quality of the connection with a wide range of Bluetooth devices.

MT6261D is fully compliant with Bluetooth v3.0 and offers enhanced data rates of up to 3Mbps. It also provides the coexistence protocol with 802.11 system.

MT6261D supports rich Bluetooth profiles, enabling diversified applications that are widely used on the handset with excellent interoperability.

#### FM radio

The FM radio subsystem provides a completely integrated FM Rx receiver supporting 65 ~ 108MHz FM bands with 50kHz tuning step. In addition to receiving FM audio broadcasting, the digital RDS/RBDS data system is supported as well. The integrated FM transceiver utilizes state-of-the-art digital demodulation/modulation techniques to achieve excellent performance.

In order to achieve high SINAD, good sensitivity and excellent noise suppression, the FM receiver adopts adaptive demodulation scheme to optimize Rx system performance in all ranges of signal quality by reference of a very sophisticated channel quality index (CQI). When the received signal quality is poor, the design not only enhances the ACI rejection capability but also uses a very ingenious skill to soft mute annoying noise so as to provide good perception quality.

The FM radio subsystem supports both long antenna, which is usually an earphone, and

auto-calibrated short antenna, which is usually a FPC short antenna or shared antenna with GSM for different application scenarios.

#### **Debugging function**

The JTAG interface enables in-circuit debugging of the software program with the ARM7EJ-S™ core. With this standardized debugging interface, MT6261D provides developers with a wide set of options in choosing ARM development kits from different third party vendors.

#### **Power management**

A power management is embedded in MT6261D to provide rich features a high-end feature phone supports, including Li-ion battery charger, high performance and low quiescent current LDOs, and drivers for LED and backlight.

MT6261D offers various low-power features to help reduce the system power consumption. MT6261D is also fabricated in an advanced low-power CMOS process, hence providing an overall ultra-low leakage solution.

#### **Package**

The MT6261D device is offered in a 8.1mm×7.6mm, 145-ball, 0.5mm pitch, TFBGA package.




Figure 1. Typical application of MT6261D

## 1.1 Platform Features

### General

- Integrated voice-band, audio-band and base-band analog front-end
- Integrated full-featured power management unit

### MCU subsystem

- ARM7EJ-S™ 32-bit RISC processor
- Java hardware acceleration for fast Java-based games and applets
- High-performance multi-layer AHB bus
- Dedicated DMA bus with 16 DMA channels
- On-chip boot ROM for factory flash programming
- Watchdog timer for system crash recovery
- 3 sets of general-purpose timers
- Circuit switch data coprocessor
- Division coprocessor

### User interfaces

- 5-row x 5-column keypad controller with hardware scanner
- Supports multiple key presses for gaming
- Dual SIM/USIM controller with hardware T = 0/T = 1 protocol control
- Real-time clock (RTC) operating with a low-quiescent-current power supply
- General-purpose I/Os (GPIOs) available for auxiliary applications
- 2 sets of Pulse Width Modulation (PWM) output
- 24 external interrupt lines
- 1 external channel auxiliary 10-bit A/D converter

### Security

- Supports security key and chip random ID

### Connectivity

- 3 UARTs with hardware flow control and supports baud rate up to 921,600 bps
- FS/LS USB 1.1 device controller
- Multimedia card, secure digital Memory Card, host controller with flexible I/O voltage power
- Supports 4-bit SDIO interface for SDIO peripherals as well as WIFI connectivity
- DAI/PCM and I2S interface for audio applications
- I2C master interface for peripheral management including image sensors
- SPI master/slave interface for peripheral management.

### Power management

- Li-ion battery charger
- 13 LDOs for the power supply of memory card, camera, Bluetooth, RF, SIM card and other diversified usage
- 1 open-drain output switches to supply/control the LED
- LDO type vibrator
- One NMOS switch to control keypad LED
- Thermal overload protection
- Under-voltage lock-out protection
- Over-voltage protection
- Different levels of power-down modes with sophisticated software control enables excellent power saving performance.

### Test and debugging

- Built-in digital and analog loop back modes for both audio and baseband front-end
- DAI port complies with GSM Rec.11.10.
- JTAG port for debugging embedded MCU

## 1.2 MODEM Features

### Radio interface and baseband front-end

- Digital PM data path with baseband front-end
- High dynamic range delta-sigma ADC converts the downlink analog I and Q signals to digital baseband.
- 10-bit D/A converter for Automatic Power Control (APC)
- Programmable radio Rx filter with adaptive gain control
- Dedicated Rx filter for FB acquisition
- 6-pin Baseband Parallel Interface (BPI) with programmable driving strength
- Supports multi-band

### Voice and modem CODEC

- Dial tone generation
- Voice memo
- Noise reduction
- Echo suppression
- Advanced sidetone oscillation reduction
- Digital sidetone generator with programmable gain
- Two programmable acoustic compensation filters
- Supports GSM/GPRS modem
- GSM quad vocoders for adaptive multirate (AMR), enhanced full rate (EFR), full rate (FR) and half rate (HR)
- GSM channel coding, equalization and A5/1, A5/2 and A5/3 ciphering
- GPRS GEA1, GEA2 and GEA3 ciphering
- GPRS packet switched data with CS1/CS2/CS3/CS4 coding schemes
- GPRS Class 12
- Supports SAIC (single antenna interference cancellation) technology

- Supports VAMOS(Voice services over Adaptive Multi-user channels on One Slot) technology in R9 spec.

### Voice interface and voice front-end

- Microphone input has one low-noise amplifier with programmable gain and Automatic Gain Control (AGC) mechanisms
- Voice power amplifier with programmable gain
- 2<sup>nd</sup> order Sigma-Delta A/D converter for voice uplink path
- Shares D/A converter with audio playback path
- Supports full-duplex hands-free operation
- Compliant with GSM 03.50

## 1.3 GSM/GPRS RF Features

### Receiver

- Dual single-ended LNAs support Quad band Quadrature RF mixer
- Fully integrated channel filter
- High dynamic range ADC
- 12dB PGA gain with 6dB gain step

### Transmitter

- Transmitter outputs support quad bands.
- Highly precise and low noise RF transmitter for GSM/GPRS applications

### Frequency synthesizer

- Programmable fractional-N synthesizer
- Integrated wide range RFVCO
- Integrated loop filter
- Fast settling time suitable for multi-slot GPRS applications

### Digitally-Controlled Crystal Oscillator (DCXO)

- Two-pin 26MHz crystal oscillator
- On-chip programmable capacitor array for coarse-tuning
- On-chip programmable capacitor array for fine-tuning
- Low power mode supports 32K crystal removal

## 1.4 Multimedia Features

### LCD controller

- Supports simultaneous connection to serial 2 lane LCD modules
- LCM formats supported: RGB565, RGB666, RGB888
- Supports LCD module with maximum resolution up to 320x240
- Per pixel alpha channel
- True color engine
- Supports hardware display rotation
- Capable of combining display memories with up to 4 blending layers

### Camera interface

- YUV422 format image input
- Capable of processing image of size up to VGA (Mediatek serial interface)

### JPEG decoder

- Baseline JPEG decoding
- Supports various YUV formats, DC/AC Huffman tables and quantization tables

### JPEG encoder

- ISO/IEC 10918-1 JPEG baseline mode
- ISO/IEC 10918-2 compliance
- Supports YUV420 and grayscale formats
- Supports EXIF/JFIF
- Standard DC and AC Huffman tables
- Provides 5 levels of encode quality
- Supports zeros shutter delay

### MJPEG

- Decode spec: CIF@30fps
- Encode spec: QVGA@15fps

### Image data processing

- Supports 4x digital zoom
- High throughput hardware scaler. Capable of

tailoring an image to an arbitrary size.

- Horizontal scaling with bilinear interpolation
- Vertical scaling with bilinear interpolation
- YUV and RGB color space conversion
- RGB/YCbCr format thumbnail output

### MPEG-4/H.263 CODEC

- Software-based MPEG4 encoder
- Software-based MPEG4 decoder
- ISO/IEC 14496-2 simple profile:
  - Decode spec: 480x320@25fps
  - Encode spec: QVGA@15fps
- ISO/IEC 14496-2 advanced simple profile:
  - Decode @ level 0/1/2/3
  - ITU-T H.263 profile 0 @ level 40
- Supports visual tools for decoder: I-VOP, P-VOP, B-VOP, AC/DC prediction, 4-MV, unrestricted MV, error resilience, short header, global motion compensation, method 1/2 quantization, quarter-pel motion compensation.
- Error resilience for decoder: Slice resynchronization, data partitioning, reversible VLC
- Supports visual tools for encoder: I-VOP, P-VOP, Half-Pel, DC prediction, unrestricted MV, short header

### H.264

- ISO/IEC 14496-10 baseline profile
  - Decode spec: QCIF@30fps

### 2D accelerator

- Supports 32-bpp ARGB8888, 24-bpp RGB888, 16-bpp RGB565, 24-bpp ARGB6666.

- 4 layers overlay with individual color format, window size, source key, constant alpha and rotation
- Rectangle fill with constant
- BitBlt: Capable with 7 rotation types
- Alpha blending with 7 rotation types, per-pixel alpha and pre-multiplied alpha
- Font drawing: Normal font and anti-aliasing font

**Audio CODEC**

- Supports AAC codec decoding
- Wavetable synthesis with up to 64 tones
- Advanced wavetable synthesizer capable of generating simulated stereo
- Wavetable including GM full set of 128 instruments and 47 sets of percussions
- PCM playback and record
- Digital audio playback

**Audio interface and audio front-end**

- Supports I2S interface
- High-resolution D/A converters for stereo audio playback
- Voice band A/D converter support
- Stereo to mono conversion

## 1.5 Bluetooth Features

### Radio features

- Fully compliant with Bluetooth specification 3.0 + EDR
- Low out-of-band spurious emissions support simultaneous operation with GPS and GSM/GPRS worldwide radio systems
- Low-IF architecture with high degree of linearity and high order channel filter
- Integrated T/R switch and Balun
- Fully integrated PA provides 7.5dBm output power
- -95dBm sensitivity with excellent interference rejection performance
- Hardware AGC dynamically adjusts receiver performance in changing environments

- Channel assessment for AFH

### Platform features

- Embedded processor for Bluetooth protocol stack with built-in memory system
- Fully verified ROM based system with code patch for feature enhancement

### Baseband features

- Up to 4 simultaneous active ACL links
- Up to 1 simultaneous SCO or eSCO link with CVSD coding
- Supports eSCO
- Scatternet support: Up to 4 piconets simultaneously with background inquiry/page scan
- Supports sniff mode
- AFH and PTA collaborative support for WLAN/BT coexistence
- Idle mode and sleep mode enables ultra-low power consumption.
- Supports PCM interface and built-in programmable transcoders for linear voice with re-transmission
- Built-in hardware modem engine for access code correlation, header error correction, forward error correction, CRC, whitening and encryption
- Channel quality driven data rate adaptation

## 1.6 FM Features

- 65-108MHz worldwide FM bands with 50KHz tuning step
- Supports RDS/RBDS radio data system
- Digital stereo demodulator
- Adaptive FM demodulator for both high- and low-quality scenarios
- Low sensitivity level with superior interference rejection
- Programmable de-emphasis (bypass/50 $\mu$ S/75 $\mu$ S)
- Stereophonic multiplex signal (MPX) signal detection and demodulation
- Superior stereo noise reduction and soft mute volume control
- Audio dynamic range control
- Mono/stereo blending
- Audio sensitivity 3dB $\mu$ Vemf (SINAD=26dB)
- Audio SINAD $\geq$ 60dB
- Supports Anti-jamming algorithm
- Supports short antenna

## 1.7 General Descriptions

Figure 2 is the block diagram of MT6261D. Based on a multi-processor architecture, MT6261D integrates an ARM7EJ-S™ core, the main processor running high-level GSM protocol software as well as multimedia applications, single digital signal processor core, which manages the low-level MODEM and advanced audio functions, an embedded processor running Bluetooth baseband and link control protocol and the Bluetooth radio control.

MT6261D consists of the following subsystems:

- Microcontroller Unit (MCU) subsystem: Includes an ARM7EJ-S™ RISC processor and its accompanying memory management and interrupt handling logics
- Digital Signal Processor (DSP) subsystem: Includes a DSP and its accompanying memory, memory controller and interrupt controller
- MCU/DSP interface: Junction at which the MCU and the DSP exchange hardware and software information
- Microcontroller peripherals: Include all user interface modules and RF control interface modules
- Microcontroller coprocessors: Run computing-intensive processes in place of the microcontroller
- DSP peripherals: Hardware accelerators for GSM/GPRS channel codec
- Multimedia subsystem: Integrates several advanced accelerators to support multimedia applications
- Voice front-end: Data path for converting analog speech to and from digital speech
- Audio front-end: Data path for converting stereo audio from an audio source
- Baseband front-end: Data path for converting a digital signal to and from an analog signal from the RF modules
- Timing generator: Generates the control signals related to the TDMA frame timing
- Power, reset and clock subsystem: Manage the power, reset and clock distribution inside MT6261D.
- Bluetooth subsystem: Includes an embedded processor with embedded ROM/RAM system, baseband processor, and a high-performance radio block
- Power management unit: Self-contained power supply source which also controls the charging and system startup circuitry.

Details of the individual subsystems and blocks are described in the following chapters.




Figure 2. MT6261D block diagram

## 2 Product Descriptions

## 2.1 Pin Description

## 2.1.1 Ball Diagram

For MT6261D, an TFBGA 8.1mm\*7.6mm, 145-ball, 0.5mm pitch package is offered. Pin-outs and the top view are illustrated in **Figure 3** for this package.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	
A	RXLB	AVSS_2_G	XTAL1	XTAL2		AVSS_B_T	BT_LNA		BPI_BU_S2	CMSD0		CMRST	KCOL1		KROW1	KROW0	A
B		RXHB	EINT	AVSS_2_G	GPIO_1_1	FREF	AVSS_B_T	BPI_BU_S1	BPI_BU_S0	CMMCL_K	CMCSK	CMPDN	KCOL0		KROW2		B
C	TX_LB	AVSS_2_G			SRCLK_E_NAI			AVDD15_BTREF1	CMSD1			VDDK	KCOL2	KCOL3	KROW3	KROW4	C
D	AVSS_2_G	TX_HB		GPIO_1_0	EXT_CL_K_SEL			VIO28	SDA28			GND		KCOL4	URXD1	UTXD1	D
E		AVSS44_ALDO			VRF			SCL28	GND			GND	GND	GPIO_0	GPIO_1		E
F	AVSS_F_M	FM_AN_T_P								GND					GPIO_2	GPIO_3	F
G	VREF	PWRKE_Y	VBAT_V_A	VCAMA	TESTMODE	AVSS44_ALDO	GND	GND	GND						GPIO_5	GPIO_4	G
H		CHRLDO	BATNSNS	ISENSE					GND	GND			GPIO_9	GPIO_8	GPIO_7	GPIO_6	H
J	VCDT	BATON							GND			GND	RESETB	VSF	LSCE_B	LSRSTB	J
K	DRV	KLED	ISINK							GND					LSDA	LSCK	K
L		AVSS44_PMU		AVDD25_V2P5			AU_MIC_BIAS0	ACCDDET		AVSS44_DLDO					LSA0		L
M	SPK_OUT	AVSS_SPK		VSBST	VSBST		AU_VIN_0_P	APC			SIM1_SI_O	VIO18	SIM2_SI_O	VSIM2	LPTE	SIM2_SRST	M
N	SPK_OUT	AVSS_STP		AVSS44_BOOST	AVSS44_BOOST		AU_VIN_0_N	AUXIN4		VUSB		MCDA3	MCCM0	MCDA1	SIM2_CLK		N
P		AVDD_SPK		VSBST_OUT	AVSS28_ABB	AU_VIN_1_P	AU_VIN_1_N	VCORE	VRTC	USB11_DM	USB11_DP	SIM1_S_CLK	MCDA2		MCDA0		P
R	AU_HPR	AU_HPL	AU_HSPN	AU_HS_N	VA		AVSS28_ABB		VBAT_DIGITAL	VIBR		SIM1_RST	VSIM1		MCCK	VMC	R
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	

Figure 3. Ball diagram and top view

## 2.1.2 Pin Coordination

Table 1. Pin coordinates

Pin#	Net name	Pin#	Net name	Pin#	Net name
A1	RXLB	D16	UTXD1	J1	VCDT
A10	CMCSD0	D2	TX_HB	J12	GND
A12	CMRST	D4	GPIO_10	J13	RESETB
A13	KCOL1	D5	EXT_CLK_SEL	J14	VSF
A15	KROW1	D8	VIO28	J15	LSCE_B
A16	KROW0	D9	SDA28	J16	LSRSTB
A2	AVSS_2G	E12	GND	J2	BATON
A3	XTAL1	E13	GND	J9	GND
A4	XTAL2	E14	GPIO_0	K1	DRV
A6	AVSS_BT	E15	GPIO_1	K10	GND
A7	BT_LNA	E2	AVSS44_ALDO	K15	LSDA
A9	BPI_BUS2	E5	VRF	K16	LSCK
B10	CMMCLK	E8	SCL28	K2	KPLED
B11	CMCSK	E9	GND	K3	ISINK
B12	CMPDN	F1	AVSS_FM	L10	AVSS44_DLDO
B13	KCOL0	F10	GND	L15	LSA0
B15	KROW2	F15	GPIO_2	L2	AVSS44_PMU
B2	RXHB	F16	GPIO_3	L4	AVDD25_V2P5
B3	EINT	F2	FM_ANT_P	L7	AU_MICBIAS0
B4	AVSS_2G	G1	VREF	L8	ACCDDET
B5	GPIO_11	G15	GPIO_5	M1	SPK_OUTN
B6	FREF	G16	GPIO_4	M11	SIM1_SIO
B7	AVSS_BT	G2	PWRKEY	M12	VIO18
B8	BPI_BUS1	G3	VBAT_VA	M13	SIM2_SIO
B9	BPI_BUS0	G4	VCAMA	M14	VSIM2
C1	TX_LB	G5	TESTMODE	M15	LPTE
C12	VDDK	G6	AVSS44_ALDO	M16	SIM2_SRST
C13	KCOL2	G7	GND	M2	AVSS_SPK
C14	KCOL3	G8	GND	M4	VSBST
C15	KROW3	G9	GND	M5	VSBST
C16	KROW4	H12	GPIO_9	M7	AU_VIN0_P
C2	AVSS_2G	H13	GPIO_8	M8	APC
C5	SRCLKENAI	H14	GPIO_7	N1	SPK_OUTP
C8	AVDD15_BTRF	H15	GPIO_6	N11	VUSB
C9	CMCSD1	H2	CHRLDO	N13	MCDA3
D1	AVSS_2G	H3	BATSNS	N14	MCCM0
D12	GND	H4	ISENSE	N15	MCDA1
D14	KCOL4	H8	GND	N16	SIM2_SCLK
D15	URXD1	H9	GND	N2	AVSS_SPK
N4	AVSS44_BOOST	P4	VSBST_OUT	R15	MCCK
N5	AVSS44_BOOST	P5	AVSS28_ABB	R16	VMC

Pin#	Net name	Pin#	Net name	Pin#	Net name
N7	AU_VIN0_N	P6	AU_VIN1_P	R2	AU_HPL
N8	AUXIN4	P7	AU_VIN1_N	R3	AU_HSP
P10	USB11_DM	P8	VCORE	R4	AU_HSN
P11	USB11_DP	P9	VRTC	R5	VA
P12	SIM1_SCLK	R1	AU_HPR	R7	AVSS28_ABB
P13	MCDA2	R10	VIBR	R9	VBAT_DIGITAL
P15	MCDA0	R12	SIM1_SRST		
P2	AVDD_SPK	R13	VSIM1		

## 2.1.3 Detailed Pin Description

Table 2. Acronym for pin types

Abbreviation	Description
AI	Analog input
AO	Analog output
AIO	Analog bi-direction
DI	Digital input
DO	Digital output
DIO	Digital bi-direction
P	Power
G	Ground

Table 3. PIN function description and power domain

Pin name	Type	Description	Power domain
<b>System</b>			
RESETB	DIO	System reset	DVDD18_EMI
SRCLKENAI	DIO	26MHz clock request by external devices	VRF
EINT	DIO	External Interrupt	VRF
GPIO_0	DIO	General purpose input /output 0	DVDD28
GPIO_1	DIO	General purpose input /output 1	DVDD28
GPIO_2	DIO	General purpose input /output 2	DVDD28
GPIO_3	DIO	General purpose input /output 3	DVDD28
GPIO_4	DIO	General purpose input /output 4	DVDD28
GPIO_5	DIO	General purpose input /output 5	DVDD28
GPIO_6	DIO	General purpose input /output 6	DVDD28
GPIO_7	DIO	General purpose input /output 7	DVDD28
GPIO_8	DIO	General purpose input /output 8	DVDD28
GPIO_9	DIO	General purpose input /output 9	DVDD28
GPIO_10	DIO	General purpose input /output 10	VRF
GPIO_11	DIO	General purpose input /output 11	VRF
<b>RF control circuitro</b>			
BPI_BUS0	DIO	RF hard-wire control bus bit 0	DVDD28
BPI_BUS1	DIO	RF hard-wire control bus bit 1	DVDD28
BPI_BUS2	DIO	RF hard-wire control bus bit 2	DVDD28
<b>UART interface</b>			
URXD1	DIO	UART1 receive data	DVDD28
UTXD1	DIO	UART1 transmit data	DVDD28
<b>Keypad interface</b>			
KCOL0	DIO	Keypad column 0	DVDD28
KCOL1	DIO	Keypad column 1	DVDD28
KCOL2	DIO	Keypad column 2	DVDD28
KCOL3	DIO	Keypad column 3	DVDD28
KCOL4	DIO	Keypad column 4	DVDD28
KROW0	DIO	Keypad row 0	DVDD28

KROW1	DIO	Keypad row 1	DVDD28
KROW2	DIO	Keypad row 2	DVDD28
KROW3	DIO	Keypad row 3	DVDD28
KROW4	DIO	Keypad row 4	DVDD28
<b>Camera interface</b>			
CMRST	DIO	CMOS sensor reset signal output	DVDD28
CMPDN	DIO	CMOS sensor power down control	DVDD28
CMCSD0	DIO	CMOS sensor data input 0	DVDD28
CMCSD1	DIO	CMOS sensor data input 1	DVDD28
CMMCLK	DIO	CMOS sensor pixel clock input	DVDD28
CMCSK	DIO	CMOS sensor pixel clock output	DVDD28
<b>MS/SD card interface</b>			
MCDA0	DIO	SD serial data IO 0/memory stick serial data IO	DVDD33_MSDC
MCDA1	DIO	SD serial data IO 1/memory stick serial data IO	DVDD33_MSDC
MCDA2	DIO	SD serial data IO 2/memory stick serial data IO	DVDD33_MSDC
MCDA3	DIO	SD serial data IO 3/memory stick serial data IO	DVDD33_MSDC
MCCK	DIO	SD serial clock/memory stick serial clock	DVDD33_MSDC
MCCM0	DIO	SD command output/memory stick bus state output	DVDD33_MSDC
<b>SIM card interface</b>			
SIM1_SIO	DIO	SIM1 data input/outputs	VSIM1
SIM1_SRST	DIO	SIM1 card reset output	VSIM1
SIM1_SCLK	DIO	SIM1 card clock output	VSIM1
SIM2_SIO	DIO	SIM2 data input/outputs	VSIM2
SIM2_SRST	DIO	SIM2 card reset output	VSIM2
SIM2_SCLK	DIO	SIM2 card clock output	VSIM2
<b>I2C interface</b>			
SCL28	DIO	I2C clock 2.8v power domain	DVDD28
SDA28	DIO	I2C data 2.8v power domain	DVDD28
<b>LCD interface</b>			
LSRSTB	DIO	Serial display interface reset signal	DVDD18_EMI
LSCE_B	DIO	Serial display interface chip select output	DVDD18_EMI
LSCK	DIO	Serial display interface clock	DVDD18_EMI
LSDA	DIO	Serial display interface data	DVDD18_EMI
LSA0	DIO	Serial display interface address	DVDD18_EMI
LPTE	DIO	Serial display tearing signal	DVDD18_EMI
<b>FM</b>			
FM_ANT_P	AI	FM input from antenna	VCAMA
<b>Bluetooth</b>			
BT_LNA	AIO	Bluetooth RF single-ended input	DVDD28
<b>2G RF</b>			
RXHB	AI	RF input for highband Rx (DCS/PCS)	VRF
RXLB	AI	RF input for lowband Rx (GSM900/GSM850)	VRF
TX_HB	AO	RF output for highband Tx (DCS/PCS)	VRF

TX_LB	AO	RF output pin for lowband Tx (GSM900/GSM850)	VRF
FREF	AO	DCXO reference clock output	VRF
XTAL1	AIO	Input 1 for DCXO crystal	VRF
XTAL2	AIO	Input 2 for DCXO crystal	VRF
EXT_CLK_SEL	AIO	DCXO mode selection	VRF
<b>USB</b>			
USB11_DM	AIO	D- data input/output	-
USB11_DP	AIO	D+ data input/output	-
<b>Analog baseband</b>			
AU_HPR	AIO	Audio head phone output (R channel)	AVDD28_ABB
AU_HPL	AIO	Audio head phone output (L channel)	AVDD28_ABB
AU_HSP	AIO	Voice handset output (positive)	AVDD28_ABB
AU_HSN	AIO	Voice handset output (negative)	AVDD28_ABB
AU_VIN0_P	AIO	Microphone 0 input (positive)	AVDD28_ABB
AU_VIN0_N	AIO	Microphone 0 input (negative)	AVDD28_ABB
AU_VIN1_P	AIO	Microphone 1 input (positive)	AVDD28_ABB
AU_VIN1_N	AIO	Microphone 1 input (negative)	AVDD28_ABB
AUX_IN4	AIO	Auxiliary ADC input	AVDD28_ABB
SPK_OUTP	AIO	Speaker positive output	VBAT_SPK
SPK_OUTN	AIO	Speaker negative output	VBAT_SPK
APC	AIO	Automatic power control DAC output	AVDD28_ABB
AU_MICBIAS0	AIO	Microphone bias source 0	AVDD28_ABB
ACCDET	AIO	Accessory detection	AVDD28_ABB
<b>Power management unit</b>			
VA	AIO	LDO output for ABB - VA	VBAT_ANALOG
VCAMA	AIO	LDO output for sensor – VCAMA	VBAT_VA
VIBR	AIO	LDO output for vibrator - VIBR	VBAT_DIGITAL
VIO18	AIO	LDO output for 1.8V power - VIO18	VBAT_DIGITAL
VIO28	AIO	LDO output for 2.8V power - VIO28	VBAT_DIGITAL
VMC	AIO	LDO output for memory card - VMC	VBAT_DIGITAL
VSF	AIO	LDO output - VSF	VBAT_DIGITAL
VRF	AIO	LDO output for GSMRF - VRF	VBAT_VA
VRTC	AIO	LDO output for RTC - VRTC	VBAT_DIGITAL
VSIM1	AIO	LDO output for 1 <sup>st</sup> SIM - VSIM	VBAT_DIGITAL
VSIM2	AIO	LDO output for 2 <sup>nd</sup> SIM - VSIM2	VBAT_DIGITAL
VUSB	AIO	LDO output for USB - VUSB	VBAT_DIGITAL
VCORE	AIO	LDO output for core circuit - Vcore	VBAT_DIGITAL
VREF	AIO	Band gap reference	BATSNS
VCDT	AIO	Charger-In level sense pin	BATSNS
DRV	AIO	IDAC current output open-drain pin	BATSNS
BATON	AIO	Battery Pack, NTC connected pin	BATSNS
ISENSE	AIO	Top node of current sensing 0.2ohm Rsense resistor	BATSNS
CHRLDO	AIO	2.8V shunt-regulator output	BATSNS
ISINK0	AIO	Backlight driver channel 0	VBAT_VA
KPLED	AIO	Keypad led driver	VBAT_VA
VSBST_OUT	AIO	Audio boost output	VSBST

TESTMODE	AIO	Test mode	BATSNS
PWRKEY	AIO	PWR key	BATSNS
AVDD25_V2P5	AIO	Reference voltage for ABT	-
<b>Analog power</b>			
VSBST	P	VBAT input for audio boost	
AVDD15_BTRF	P	BTRF power input	-
VBAT_DIGITAL	P	Digital LDOs used battery voltage input	-
VBAT_VA	P	Analog LDOs used battery voltage input	-
AVDD_SPK	P	Input for loud speaker driver	-
BATSNS	P	Battery node of battery pack	-
AVDD15_BTRF	P	BTRF power input	-
<b>Analog ground</b>			
AVSS28_ABB	G	ABB 2.8V ground	-
AVSS_BT	G	BT ground	-
AVSS_2G	G	2G RF ground	-
AVSS_FM	G	FM ground	-
AVSS44_PMU	G	PMU ground	-
AVSS44_ALDO	G	ALDO ground	-
AVSS44_DLDO	G	DLDO ground	-
AVSS_SPK	G	SPK ground	-
AGND	G	GND for VREF	-
AVSS44_BOOST	G	Audio boost GND	-
<b>Digital power</b>			
VDDK	P	Core power	-
<b>Digital ground</b>			
GND	G	Ground	-

Table 4. Acronym for state of pins

Abbreviation	Description
I	Input
LO	Low output
HO	High output
LO	Low output
PU	Pull-up
PD	Pull-down
-	No PU/PD
0~N	Aux. function number
X	Delicate function pin

Table 5. State of pins

Name	Reset	Output drivability	Termination	IO type


	<b>State<sup>1</sup></b>	<b>Aux<sup>2</sup></b>	<b>PU/PD<sup>3</sup></b>		<b>when not used</b>	
<b>System</b>						
RESETB	HO	1	-	DIOH3/DIOL3	No need	IO Type 3
SRCLKENAI	I	0	PD	DIOH1/DIOL1	No need	IO Type 1
EINT	I	0	PD	DIOH1/DIOL1	No need	IO Type 1
GPIO_0	I	0	PD	DIOH1/DIOL1	No need	IO Type 1
GPIO_1	I	0	PD	DIOH1/DIOL1	No need	IO Type 1
GPIO_2	I	0	PD	DIOH1/DIOL1	No need	IO Type 1
GPIO_3	I	0	PD	DIOH1/DIOL1	No need	IO Type 1
GPIO_4	I	0	PD	DIOH2/DIOL2	No need	IO Type 2
GPIO_5	LO	0	PD	DIOH2/DIOL2	No need	IO Type 2
GPIO_6	LO	0	PD	DIOH2/DIOL2	No need	IO Type 2
GPIO_7	LO	0	PD	DIOH2/DIOL2	No need	IO Type 2
GPIO_8	I	0	PD	DIOH2/DIOL2	No need	IO Type 2
GPIO_9	I	0	PD	DIOH2/DIOL2	No need	IO Type 2
GPIO_10	I	0	PD	DIOH1/DIOL1	No need	IO Type 1
GPIO_11	I	0	PD	DIOH1/DIOL1	No need	IO Type 1
<b>RF control circuitry</b>						
BPI_BUS0	LO	1	PD	DIOH2/DIOL2	No need	IO Type 2
BPI_BUS1	I	1	PD	DIOH2/DIOL2	No need	IO Type 2
BPI_BUS2	I	1	PD	DIOH2/DIOL2	No need	IO Type 2
<b>UART interface</b>						
URXD1	I	1	PU	DIOH3/DIOL3	No need	IO Type 3
UTXD1	HO	1	PU	DIOH2/DIOL2	No need	IO Type 2
<b>Keypad Interface</b>						
KCOL0	I	0	PU	DIOH4/DIOL4	No need	IO Type 4
KCOL1	I	0	PU	DIOH4/DIOL4	No need	IO Type 4
KCOL2	I	0	PU	DIOH4/DIOL4	No need	IO Type 4
KCOL3	I	0	PU	DIOH4/DIOL4	No need	IO Type 4
KCOL4	I	0	PU	DIOH4/DIOL4	No need	IO Type 4
KROW0	I	0	PD	DIOH5/DIOL5	No need	IO Type 5
KROW1	I	0	PD	DIOH5/DIOL5	No need	IO Type 5
KROW2	I	0	PD	DIOH6/DIOL6	No need	IO Type 6
KROW3	I	0	PD	DIOH6/DIOL6	No need	IO Type 6
KROW4	I	0	PD	DIOH6/DIOL6	No need	IO Type 6
<b>Camera interface</b>						
CMRST	I	0	PD	DIOH2/DIOL2	No need	IO Type 2

<sup>1</sup> The column "State" of "Reset" shows the pin state during reset. (Input, High Output, Low Output, etc)


<sup>2</sup> The column "Aux" for "Reset" means the default aux function number, shown in the table "Pin Multiplexing, Capability and Settings".

<sup>3</sup> The column "PU/PD" for "Reset" means if there is internal pull-up or pull-down when the pin is input in the reset state.


Name	Reset			Output drivability	Termination when not used	IO type
	State <sup>1</sup>	Aux <sup>2</sup>	PU/PD <sup>3</sup>			
CMPDN	HO	0	-	DIOH3/DIOL3	No need	IO Type 3
CMCSD0	I	0	PU	DIOH3/DIOL3	No need	IO Type 3
CMCSD1	I	0	PD	DIOH3/DIOL3	No need	IO Type 3
CMMCLK	I	0	PD	DIOH3/DIOL3	No need	IO Type 3
CMCSK	I	0	PD	DIOH2/DIOL2	No need	IO Type 2
<b>MS/SD card interface</b>						
MCDA0	I	0	PD	DIOH3/DIOL3	No need	IO Type 3
MCDA1	I	0	PD	DIOH3/DIOL3	No need	IO Type 3
MCDA2	I	0	PD	DIOH3/DIOL3	No need	IO Type 3
MCDA3	I	0	PD	DIOH3/DIOL3	No need	IO Type 3
MCCK	I	0	PU	DIOH3/DIOL3	No need	IO Type 3
MCCM0	I	0	PU	DIOH3/DIOL3	No need	IO Type 3
<b>SIM card interface</b>						
SIM1_SIO	I	1	PD	DIOH6/DIOL6	No need	IO Type 6
SIM1_SRST	I	1	PD	DIOH6/DIOL6	No need	IO Type 6
SIM1_SCLK	I	1	PD	DIOH6/DIOL6	No need	IO Type 6
SIM2_SIO	I	1	PD	DIOH6/DIOL6	No need	IO Type 6
SIM2_SRST	I	1	PD	DIOH6/DIOL6	No need	IO Type 6
SIM2_SCLK	I	1	PD	DIOH6/DIOL6	No need	IO Type 6
<b>I2C interface</b>						
SCL28	I	0	PD	DIOH2/DIOL2	No need	IO Type 2
SDA28	I	0	PD	DIOH2/DIOL2	No need	IO Type 2
<b>LCD interface</b>						
LSRSTB	I	0	PD	DIOH3/DIOL3	No need	IO Type 3
LSCE_B	HO	1	-	DIOH3/DIOL3	No need	IO Type 3
LSCK	I	0	PD	DIOH3/DIOL3	No need	IO Type 3
LSDA	I	0	PD	DIOH3/DIOL3	No need	IO Type 3
LSA0	I	0	PD	DIOH3/DIOL3	No need	IO Type 3
LPTE	I	0	PD	DIOH3/DIOL3	No need	IO Type 3




IO type1



IO type2



IO type3



IO type4




Figure 4. IO types in state of pins

## 2.1.4 Pin Multiplexing, Capability and Settings

Table 6. Acronym for pull-up and pull-down types

Abbreviation	Description
PU	Pull-up, not controllable
PD	Pull-down, not controllable
CU	Pull-up, controllable
CD	Pull-down, controllable
X	Cannot pull-up or pull-down

Table 7. Capability of PU/PD, driving and Schmitt trigger

Name	Aux. function	Aux. name	Aux. type	PU/PD/CU/CD	Driving	SMT
GPIO_0	0	GPIO0	IO	CU, CD	4, 8, 12, 16mA	0
	1	EINT0	I	CU, CD	4, 8, 12, 16mA	0
	2	XP	AIO	-	4, 8, 12, 16mA	0
	3	U3RXD	I	CU, CD	4, 8, 12, 16mA	0
	4	CMCSD2	I	CU, CD	4, 8, 12, 16mA	0
	5	CMCSK	I	CU, CD	4, 8, 12, 16mA	0
	6	EDIDO	O	CU, CD	4, 8, 12, 16mA	0
	7	JTDI	I	PU	4, 8, 12, 16mA	0
	8	BTJTDI	I	CU, CD	4, 8, 12, 16mA	0
	9	FMJTDI	I	CU, CD	4, 8, 12, 16mA	0
GPIO_1	0	GPIO1	IO	CU, CD	4, 8, 12, 16mA	0
	1	EINT1	I	CU, CD	4, 8, 12, 16mA	0
	2	XM	AIO	-	4, 8, 12, 16mA	0
	3	U3TXD	O	CU, CD	4, 8, 12, 16mA	0
	4	U1CTS	I	CU, CD	4, 8, 12, 16mA	0
	5	CMMCLK	O	CU, CD	4, 8, 12, 16mA	0
	6	EDIDI	I	CU, CD	4, 8, 12, 16mA	0
	7	JTMS	I	PU	4, 8, 12, 16mA	0
	8	BTJTMS	I	CU, CD	4, 8, 12, 16mA	0
	9	FMJTMS	I	CU, CD	4, 8, 12, 16mA	0
GPIO_2	0	GPIO2	IO	CU, CD	4, 8, 12, 16mA	0
	1	EINT2	O	CU, CD	4, 8, 12, 16mA	0
	2	YP	AIO	-	4, 8, 12, 16mA	0
	3	GPSFSYNC	O	CU, CD	4, 8, 12, 16mA	0
	4	PWM0	O	CU, CD	4, 8, 12, 16mA	0

Name	Aux. function	Aux. name	Aux. type	PU/PD/ CU/CD	Driving	SMT
	5	CMCSD0	I	CU, CD	4, 8, 12, 16mA	0
	6	EDIWS	O	CU, CD	4, 8, 12, 16mA	0
	7	JTRST_B	I	PD	4, 8, 12, 16mA	0
	8	BTJTRSTB	I	CU, CD	4, 8, 12, 16mA	0
	9	FMJTRSTB	I	CU, CD	4, 8, 12, 16mA	0
GPIO_3	0	GPIO3	IO	CU, CD	4, 8, 12, 16mA	0
	1	MCINS	I	CU, CD	4, 8, 12, 16mA	0
	2	YM	AO	-	4, 8, 12, 16mA	0
	4	PWM1	O	CU, CD	4, 8, 12, 16mA	0
	5	CMCSD1	I	CU, CD	4, 8, 12, 16mA	0
	6	EDICK	O	CU, CD	4, 8, 12, 16mA	0
	7	JTDO	O	CU, CD	4, 8, 12, 16mA	0
	8	BTJTDO	O	CU, CD	4, 8, 12, 16mA	0
	9	FMJTDO	O	CU, CD	4, 8, 12, 16mA	0
GPIO_4	0	GPIO4	IO	CU, CD	4, 8, 12, 16mA	0
	1	EINT3	I	CU, CD	4, 8, 12, 16mA	0
	4	U1RTS	O	CU, CD	4, 8, 12, 16mA	0
GPIO_5	0	GPIO5	IO	CU, CD	4, 8, 12, 16mA	0
	1	EINT4	I	CU, CD	4, 8, 12, 16mA	0
	3	BPI_BUS3	O	CU, CD	4, 8, 12, 16mA	0
GPIO_6	0	GPIO6	IO	CU, CD	4, 8, 12, 16mA	0
	1	EINT5	I	CU, CD	4, 8, 12, 16mA	0
	2	MCINS	I	CU, CD	4, 8, 12, 16mA	0
	3	BPI_BUS4	O	CU, CD	4, 8, 12, 16mA	0
GPIO_7	0	GPIO7	IO	CU, CD	4, 8, 12, 16mA	0
	1	EINT6	I	CU, CD	4, 8, 12, 16mA	0
	3	BPI_BUS5	O	CU, CD	4, 8, 12, 16mA	0
GPIO_8	0	GPIO8	IO	CU, CD	4, 8, 12, 16mA	0
	1	EINT7	I	CU, CD	4, 8, 12, 16mA	0
	2	SCL	IO	CU, CD	4, 8, 12, 16mA	0
GPIO_9	0	GPIO9	IO	CU, CD	4, 8, 12, 16mA	0

Name	Aux. function	Aux. name	Aux. type	PU/PD/ CU/CD	Driving	SMT
	1	EINT8	I	CU, CD	4, 8, 12, 16mA	0
	2	SDA	IO	CU, CD	4, 8, 12, 16mA	0
URXD1	0	GPIO10	IO	CU, CD	4, 8, 12, 16mA	0
	1	U1RXD	I	PU	4, 8, 12, 16mA	0
	2	CMRST	O	CU, CD	4, 8, 12, 16mA	0
	3	EINT9	I	CU, CD	4, 8, 12, 16mA	0
	4	MCINS	I	CU, CD	4, 8, 12, 16mA	0
UTXD1	0	GPIO11	IO	CU, CD	4, 8, 12, 16mA	0
	1	U1TXD	O	CU, CD	4, 8, 12, 16mA	0
	2	CMPDN	O	CU, CD	4, 8, 12, 16mA	0
	3	EINT10	I	CU, CD	4, 8, 12, 16mA	0
KCOL4	0	GPIO12	IO	CU, CD	4, 8, 12, 16mA	0
	1	KCOL4	IO	-	4, 8, 12, 16mA	0
	2	U2RXD	I	CU, CD	4, 8, 12, 16mA	0
	3	EDIDI	I	CU, CD	4, 8, 12, 16mA	0
	4	FMJTDI	I	CU, CD	4, 8, 12, 16mA	0
	5	JTDI	I	PU	4, 8, 12, 16mA	0
	6	BTJTDI	I	CU, CD	4, 8, 12, 16mA	0
KCOL3	0	GPIO13	IO	CU, CD	4, 8, 12, 16mA	0
	1	KCOL3	IO	-	4, 8, 12, 16mA	0
	2	EINT11	I	CU, CD	4, 8, 12, 16mA	0
	3	PWM0	O	CU, CD	4, 8, 12, 16mA	0
	4	FMJTMS	I	CU, CD	4, 8, 12, 16mA	0
	5	JTMS	I	PU	4, 8, 12, 16mA	0
	6	BTJTMS	I	CU, CD	4, 8, 12, 16mA	0
KCOL2	0	GPIO14	IO	CU, CD	4, 8, 12, 16mA	0
	1	KCOL2	IO	-	4, 8, 12, 16mA	0
	2	EINT12	I	CU, CD	4, 8, 12, 16mA	0
	3	U1RTS	I	CU, CD	4, 8, 12, 16mA	0
KCOL1	0	GPIO15	IO	CU, CD	4, 8, 12, 16mA	0
	1	KCOL1	IO	-	4, 8, 12, 16mA	0
	2	GPSFSYNC	O	CU, CD	4, 8, 12, 16mA	0
	3	U1CTS	I	CU, CD	4, 8, 12, 16mA	0
	4	FMJTCK	I	CU, CD	4, 8, 12, 16mA	0

Name	Aux. function	Aux. name	Aux. type	PU/PD/ CU/CD	Driving	SMT
	5	JTCK	I	PU	4, 8, 12, 16mA	0
	6	BTJTCK	I	CU, CD	4, 8, 12, 16mA	0
KCOL0	0	GPIO16	IO	CU, CD	4, 8, 12, 16mA	0
	1	KCOL0	IO	-	4, 8, 12, 16mA	0
KROW4	0	GPIO17	IO	CU, CD	4, 8, 12, 16mA	0
	1	KROW4	IO	-	4, 8, 12, 16mA	0
	2	U2TXD	O	CU, CD	4, 8, 12, 16mA	0
	3	EDICK	O	CU, CD	4, 8, 12, 16mA	0
KROW3	0	GPIO18	IO	CU, CD	4, 8, 12, 16mA	0
	1	KROW3	IO	-	4, 8, 12, 16mA	0
	2	EINT13	I	CU, CD	4, 8, 12, 16mA	0
	3	CLKO0	O	CU, CD	4, 8, 12, 16mA	0
	4	FMJTRSTB	I	CU, CD	4, 8, 12, 16mA	0
	5	JTRST_B	I	PD	4, 8, 12, 16mA	0
	6	BTJTRSTB	I	CU, CD	4, 8, 12, 16mA	0
KROW2	0	GPIO19	IO	CU, CD	4, 8, 12, 16mA	0
	1	KROW2	IO	-	4, 8, 12, 16mA	0
	2	PWM1	O	CU, CD	4, 8, 12, 16mA	0
	3	EDIWS	O	CU, CD	4, 8, 12, 16mA	0
	4	FMJTDO	O	CU, CD	4, 8, 12, 16mA	0
	5	JTDO	O	CU, CD	4, 8, 12, 16mA	0
	6	BTJTDO	O	CU, CD	4, 8, 12, 16mA	0

Name	Aux. function	Aux. name	Aux. type	PU/PD/ CU/CD	Driving	SMT
KROW1	0	GPIO20	IO	CU, CD	4, 8, 12, 16mA	0
	1	KROW1	IO	-	4, 8, 12, 16mA	0
	2	EINT14	I	CU, CD	4, 8, 12, 16mA	0
	3	EDIDO	O	CU, CD	4, 8, 12, 16mA	0
	4	BTPRI	IO	CU, CD	4, 8, 12, 16mA	0
	5	JTRCK	O	CU, CD	4, 8, 12, 16mA	0
	6	BTDBGACKN	O	CU, CD	4, 8, 12, 16mA	0
KROW0	0	GPIO21	IO	CU, CD	4, 8, 12, 16mA	0
	1	KROW0	IO	-	4, 8, 12, 16mA	0
	5	MCINS	I	CU, CD	4, 8, 12, 16mA	0
	6	BTDBGIN	I	CU, CD	4, 8, 12, 16mA	0
BPI_BUS2	0	GPIO22	IO	CU, CD	4, 8, 12, 16mA	0
	1	BPI_BUS2	O	CU, CD	4, 8, 12, 16mA	0
BPI_BUS1	0	GPIO23	IO	CU, CD	4, 8, 12, 16mA	0
	1	BPI_BUS1	O	CU, CD	4, 8, 12, 16mA	0
BPI_BUS0	0	GPIO24	IO	CU, CD	4, 8, 12, 16mA	0
	1	BPI_BUS0	IO	CU, CD	4, 8, 12, 16mA	0
CMRST	0	GPIO25	IO	CU, CD	4, 8, 12, 16mA	0
	1	CMRST	O	CU, CD	4, 8, 12, 16mA	0
	2	LSRSTB	O	CU, CD	4, 8, 12, 16mA	0
	3	CLKO1	O	CU, CD	4, 8, 12, 16mA	0
	4	EINT15	I	CU, CD	4, 8, 12, 16mA	0
	5	FMJTDI	I	CU, CD	4, 8, 12, 16mA	0
	6	JTDI	I	PU	4, 8, 12, 16mA	0
CMPDN	0	GPIO26	IO	CU, CD	4, 8, 12, 16mA	0
	1	CMPDN	O	CU, CD	4, 8, 12, 16mA	0
	2	LSCK1	O	CU, CD	4, 8, 12, 16mA	0
	3	DAICLK	O	CU, CD	4, 8, 12, 16mA	0
	4	SPICS	IO	CU, CD	4, 8, 12, 16mA	0
	5	FMJTMS	I	CU, CD	4, 8, 12, 16mA	0

Name	Aux. function	Aux. name	Aux. type	PU/PD/ CU/CD	Driving	SMT
	6	JTDI	I	PU	4, 8, 12, 16mA	0
CMCSD0	0	GPIO27	IO	CU, CD	4, 8, 12, 16mA	0
	1	CMCSD0	I	CU, CD	4, 8, 12, 16mA	0
	2	LSCE_B1	O	CU, CD	4, 8, 12, 16mA	0
	3	DAIPCMIN	I	CU, CD	4, 8, 12, 16mA	0
	4	SPISCK	IO	CU, CD	4, 8, 12, 16mA	0
	5	FMJTCK	I	CU, CD	4, 8, 12, 16mA	0
	6	JTCK	I	PU	4, 8, 12, 16mA	0
	8	MC2CM0	O	-	4, 8, 12, 16mA	0
CMCSD1	0	GPIO28	IO	CU, CD	4, 8, 12, 16mA	0
	1	CMCSD1	I	CU, CD	4, 8, 12, 16mA	0
	2	LSDA1	IO	CU, CD	4, 8, 12, 16mA	0
	3	DAIPCMOUT	O	CU, CD	4, 8, 12, 16mA	0
	4	SPIOMOSI	IO	CU, CD	4, 8, 12, 16mA	0
	5	FMJTRSTB	I	CU, CD	4, 8, 12, 16mA	0
	6	JTRST_B	I	PD	4, 8, 12, 16mA	0
	8	MC2CK	O	-	4, 8, 12, 16mA	0
CMMCLK	0	GPIO29	IO	CU, CD	4, 8, 12, 16mA	0
	1	CMMCLK	O	CU, CD	4, 8, 12, 16mA	0
	2	LSA0DA1	O	CU, CD	4, 8, 12, 16mA	0
	3	DAISYNC	O	CU, CD	4, 8, 12, 16mA	0
	4	SPIMISO	IO	CU, CD	4, 8, 12, 16mA	0
	5	FMJTDO	O	CU, CD	4, 8, 12, 16mA	0
	6	JTDO	O	CU, CD	4, 8, 12, 16mA	0
	8	MC2DA0	IO	-	4, 8, 12, 16mA	0
CMCSK	0	GPIO30	IO	CU, CD	4, 8, 12, 16mA	0
	1	CMCSK	I	CU, CD	4, 8, 12, 16mA	0
	2	LPTE	I	CU, CD	4, 8, 12, 16mA	0
	3	CMCSD2	I	CU, CD	4, 8, 12, 16mA	0
	4	EINT16	I	CU, CD	4, 8, 12, 16mA	0
	6	JTRCK	O	CU, CD	4, 8, 12, 16mA	0
MCCK	0	GPIO31	IO	CU, CD	4, 8, 12, 16mA	0
	1	MCCK	O	-	4, 8, 12, 16mA	0
	4	U2RXD	I	CU, CD	4, 8, 12, 16mA	0

Name	Aux. function	Aux. name	Aux. type	PU/PD/ CU/CD	Driving	SMT
MCCM0	0	GPIO32	IO	CU, CD	4, 8, 12, 16mA	0
	1	MCCM0	IO	-	4, 8, 12, 16mA	0
	4	U2TXD	O	CU, CD	4, 8, 12, 16mA	0
MCDA0	0	GPIO33	IO	CU, CD	4, 8, 12, 16mA	0
	1	MCDA0	IO	-	4, 8, 12, 16mA	0
	4	DAISYNC	O	CU, CD	4, 8, 12, 16mA	0
MCDA1	0	GPIO34	IO	CU, CD	4, 8, 12, 16mA	0
	1	MCDA1	IO	-	4, 8, 12, 16mA	0
	2	EINT17	I	CU, CD	4, 8, 12, 16mA	0
	4	DAIPCMIN	I	CU, CD	4, 8, 12, 16mA	0
MCDA2	0	GPIO35	IO	CU, CD	4, 8, 12, 16mA	0
	1	MCDA2	IO	-	4, 8, 12, 16mA	0
	2	EINT18	I	CU, CD	4, 8, 12, 16mA	0
	4	DAICLK	O	CU, CD	4, 8, 12, 16mA	0
MCDA3	0	GPIO36	IO	CU, CD	4, 8, 12, 16mA	0
	1	MCDA3	IO	-	4, 8, 12, 16mA	0
	2	EINT19	I	CU, CD	4, 8, 12, 16mA	0
	3	CLKO2	O	CU, CD	4, 8, 12, 16mA	0
	4	DAIPCMOUT	O	CU, CD	4, 8, 12, 16mA	0
SIM1_SIO	0	GPIO37	IO	CU, CD	2, 4, 6, 8mA	0
	1	SIM1_SIO	IO	-	2, 4, 6, 8mA	0
SIM1_SRST	0	GPIO38	IO	CU, CD	2, 4, 6, 8mA	0
	1	SIM1_SRST	IO	-	2, 4, 6, 8mA	0
SIM1_SCLK	0	GPIO39	IO	CU, CD	2, 4, 6, 8mA	0
	1	SIM1_SCLK	IO	-	2, 4, 6, 8mA	0
SIM2_SIO	0	GPIO40	IO	CU, CD	2, 4, 6, 8mA	0
	1	SIM2_SIO	IO	-	2, 4, 6, 8mA	0
SIM2_SRST	0	U2RTS	O	CU, CD	2, 4, 6, 8mA	0
	1	GPIO41	IO	CU, CD	2, 4, 6, 8mA	0
	2	SIM2_SRST	IO	-	2, 4, 6, 8mA	0
SIM2_SCLK	2	CLKO3	O	CU, CD	2, 4, 6, 8mA	0
	3	U2CTS	I	CU, CD	2, 4, 6, 8mA	0
	0	GPIO42	IO	CU, CD	2, 4, 6, 8mA	0
SIM2_SCLK	1	SIM2_SCLK	IO	-	2, 4, 6, 8mA	0

Name	Aux. function	Aux. name	Aux. type	PU/PD/ CU/CD	Driving	SMT
	2	LSCE1_B1	O	CU, CD	2, 4, 6, 8mA	0
SCL	0	GPIO43	IO	CU, CD	4, 8, 12, 16mA	0
	1	SCL	IO	CU, CD	4, 8, 12, 16mA	0
SDA	0	GPIO44	IO	CU, CD	4, 8, 12, 16mA	0
	1	SDA	IO	CU, CD	4, 8, 12, 16mA	0
LSRSTB	0	GPIO45	IO	CU, CD	4, 8, 12, 16mA	0
	1	LSRSTB	O	CU, CD	4, 8, 12, 16mA	0
	3	CMRST	O	CU, CD	4, 8, 12, 16mA	0
LSCE_B0	0	GPIO46	IO	CU, CD	4, 8, 12, 16mA	0
	1	LSCE_B0	O	CU, CD	4, 8, 12, 16mA	0
	2	EINT20	I	CU, CD	4, 8, 12, 16mA	0
	3	CMCSD0	I	CU, CD	4, 8, 12, 16mA	0
	4	CLKO4	O	CU, CD	4, 8, 12, 16mA	0
LSCK0	0	GPIO47	IO	CU, CD	4, 8, 12, 16mA	0
	1	LSCK0	O	CU, CD	4, 8, 12, 16mA	0
	3	CMPDN	O	CU, CD	4, 8, 12, 16mA	0
LSDA0	0	GPIO48	IO	CU, CD	4, 8, 12, 16mA	0
	1	LSDA0	IO	-	4, 8, 12, 16mA	0
	2	EINT21	I	CU, CD	4, 8, 12, 16mA	0
	3	CMCSD1	I	CU, CD	4, 8, 12, 16mA	0
	4	WIFITOBT	I	CU, CD	4, 8, 12, 16mA	0
LSA0	0	GPIO49	IO	CU, CD	4, 8, 12, 16mA	0
	1	LSA0DA0	O	-	4, 8, 12, 16mA	0
	2	LSCE1_B0	O	CU, CD	4, 8, 12, 16mA	0
	3	CMMCLK	O	CU, CD	4, 8, 12, 16mA	0
LPTE	0	GPIO50	IO	CU, CD	4, 8, 12, 16mA	0
	1	LPTE	I	CU, CD	4, 8, 12, 16mA	0
	2	EINT22	I	CU, CD	4, 8, 12, 16mA	0
	3	CMCSK	I	CU, CD	4, 8, 12, 16mA	0
	4	CMCSD2	I	CU, CD	4, 8, 12, 16mA	0
	6	MCINS	I	CU, CD	4, 8, 12, 16mA	0
	9	CLKO5	O	CU, CD	4, 8, 12, 16mA	0
RESETB	0	GPIO51	IO	CU, CD	4, 8, 12, 16mA	0
	1	RESETB	IO	CU, CD	4, 8, 12, 16mA	0

Name	Aux. function	Aux. name	Aux. type	PU/PD/ CU/CD	Driving	SMT
EINT	0	AGPI52	I	CU, CD	8mA	0
	2	EINT23	I	CU, CD	8mA	0
SRCLKENAI	0	AGPI53	I	CU, CD	8mA	0
	1	SRCLKENAI	I	CU, CD	8mA	0
	2	EINT24	I	-	8mA	0
GPIO_10	0	AGPIO54	IO	CU, CD	8mA	0
GPIO_11	0	AGPIO55	IO	CU, CD	8mA	0

## 2.2 Electrical Characteristics

### 2.2.1 Absolute Maximum Ratings

**Table 8. Absolute maximum ratings for power supply**

Symbol or pin name	Description	Min.	Max.	Unit
VBAT_DIGITAL	Digital used battery voltage input	-0.3	+4.4	V
VBAT_ANALOG	Analog used battery voltage input	-0.3	+4.4	V
AVDD_SPK	VBAT input for loud speaker driver	-0.3	+5.5	V
VSBST	Boost used battery voltage input	-0.3	+4.4	V
VDDK	1.3v core power	-0.3	+1.43	V

**Table 9. Absolute maximum ratings for voltage input**

Symbol or pin name	Description	Min.	Max.	Unit
VIN1	Digital input voltage for IO Type 1	-0.3	3.08	V
VIN2	Digital input voltage for IO Type 2	-0.3	3.08	V
VIN3	Digital input voltage for IO Type 3	-0.3	3.63	V
VIN4	Digital input voltage for IO Type 4	-0.3	3.08	V
VIN5	Digital input voltage for IO Type 5	-0.3	3.08	V
VIN6	Digital input voltage for IO Type 6	-0.3	3.08	V
VIN7	Digital input voltage for IO Type 7	-0.3	3.63	V

**Table 10. Absolute maximum ratings for storage temperature**

Symbol or pin name	Description	Min.	Max.	Unit
Tstg	Storage temperature	-55	125	°C

## 2.2.2 Recommended Operating Conditions

Table 11. Recommended operating conditions for power supply

Symbol or pin name	Description	Min.	Typ.	Max.	Unit
VBAT_DIGITAL	Digital used battery voltage input	3.4	3.8	4.2	V
VBAT_ANALOG	Analog used battery voltage input	3.4	3.8	4.2	V
VBAT_SPK	VBAT input for loud speaker driver	3.4	3.8	4.2	V
VBAT_RF	RF used battery voltage input	3.4	3.8	4.2	V
VDDK	1.2v core power	1.17	1.3	1.43	V

Table 12. Recommended operating conditions for voltage input

Symbol or pin name	Description	Min.	Typ.	Max.	Unit
VIN1	Digital input voltage for IO Type 1	-0.3	-	DVDIO+0.3	V
VIN2	Digital input voltage for IO Type 2	-0.3	-	DVDIO+0.3	V
VIN3	Digital input voltage for IO Type 3	-0.3	-	DVDIO+0.3	V
VIN4	Digital input voltage for IO Type 4	-0.3	-	DVDIO+0.3	V
VIN5	Digital input voltage for IO Type 5	-0.3	-	DVDIO+0.3	V
VIN6	Digital input voltage for IO Type 6	-0.3	-	DVDIO+0.3	V
VIN7	Digital input voltage for IO Type 7	-0.3	-	DVDIO+0.3	V

Table 13. Recommended operating conditions for operating temperature

Symbol or pin name	Description	Min.	Typ.	Max.	Unit
T <sub>c</sub>	Operating temperature	-20	-	85	°C

## 2.2.3 Electrical Characteristics under Recommended Operating Conditions

Table 14. Electrical characteristics

Symbol	Description	Condition	Min.	Typ.	Max.	Unit
DIIH1	Digital high input current for IO Type 1	PU/PD disabled, DVDIO = 2.8V, 2.1 < VIN1 < 3.1	-5	-	5	µA
		PU enabled, DVDIO = 2.8V, 2.1 < VIN1 < 3.1	-22.5	-	12.5	
		PD enabled, DVDIO = 2.8V, 2.1 < VIN1 < 3.1	6.1	-	82.5	
DIIL1	Digital low input current for IO Type 1	PU/PD disabled, DVDIO = 2.8V, -0.3 < VIN1 < 0.7	-5	-	5	µA
		PU enabled, DVDIO = 2.8V, -0.3 < VIN1 < 0.7	-82.5	-	-6.1	

Symbol	Description	Condition	Min.	Typ.	Max.	Unit
		PD enabled, DVDIO = 2.8V, -0.3 < VIN1 < 0.7	-12.5	-	22.5	
DIOH1	Digital high output current for IO Type 1	DVOH > 2.38V, DVDIO = 2.8V	-16	-	-	mA
DIOL1	Digital low output current for IO Type 1	DVOL < 0.42V, DVDIO = 2.8V	-	-	16	mA
DRPU1	Digital I/O pull-up resistance for IO Type 1	DVDIO = 2.8V	40	85	190	kΩ
DRPD1	Digital I/O pull-down resistance for IO Type 1	DVDIO = 2.8V	40	85	190	kΩ
DVOH1	Digital output high voltage for IO Type 1	DVDIO = 2.8V	2.38			V
DVOL1	Digital output low voltage for IO Type 1	DVDIO = 2.8V			0.42	V
DIIH2	Digital high input current for IO Type 2	PU/PD disabled, DVDIO = 2.8V, 2.1 < VIN1 < 3.1	-5	-	5	μA
		PU enabled, DVDIO = 2.8V, 2.1 < VIN1 < 3.1	-22.5	-	12.5	
		PD enabled, DVDIO = 2.8V, 2.1 < VIN1 < 3.1	6.1	-	82.5	
		PU/PD disabled, DVDIO = 1.8V, 1.35 < VIN1 < 2.1	-5	-	5	
		PU enabled, DVDIO = 1.8V, 1.35 < VIN1 < 2.1	-11.4	-	9.3	
		PD enabled, DVDIO = 1.8V, 1.35 < VIN1 < 2.1	-0.8	-	35	
DIIL2	Digital low input current for IO Type 2	PU/PD disabled, DVDIO = 2.8V, -0.3 < VIN2 < 0.7	-5	-	5	μA
		PU enabled, DVDIO = 2.8V, -0.3 < VIN2 < 0.7	-82.5	-	-6.1	
		PD enabled, DVDIO = 2.8V, -0.3 < VIN2 < 0.7	-12.5	-	22.5	
		PU/PD disabled, DVDIO = 1.8V, -0.3 < VIN1 < 0.45	-5	-	5	
		PU enabled, DVDIO = 1.8V, -0.3 < VIN1 < 0.45	-35	-	0.8	

Symbol	Description	Condition	Min.	Typ.	Max.	Unit
		PD enabled, DVDIO = 1.8V, -0.3 < VIN1 < 0.45	-9.3	-	11.4	
DIOH2	Digital high output current for IO Type 2	DVOH > 2.38V, DVDIO = 2.8V	-16	-	-	mA
		DVOH > 1.53V, DVDIO = 1.8V	-12	-	-	mA
DIOL2	Digital low output current for IO Type 2	DVOL < 0.42V, DVDIO = 2.8V	-	-	16	mA
		DVOL < 0.27V, DVDIO = 1.8V	-	-	12	mA
DRPU2	Digital I/O pull-up resistance for IO Type 2	DVDIO = 2.8V	40	85	190	kΩ
		DVDIO = 1.8V	70	150	320	kΩ
DRPD2	Digital I/O pull-down resistance for IO Type 2	DVDIO = 2.8V	40	85	190	kΩ
		DVDIO = 1.8V	70	150	320	kΩ
DVOH2	Digital output high voltage for IO Type 2	DVDIO = 2.8V	2.38			V
		DVDIO = 1.8V	1.53			V
DVOL2	Digital output low voltage for IO Type 2	DVDIO = 2.8V			0.42	V
		DVDIO = 1.8V			0.27	V
DIIH3	Digital high input current for IO Type 3	PU/PD disabled, DVDIO = 2.8V, 2.1 < VIN3 < 3.1	-5	-	5	μA
		PU enabled, DVDIO = 2.8V, 2.1 < VIN3 < 3.1	-22.5	-	12.5	
		PD enabled, DVDIO = 2.8V, 2.1 < VIN3 < 3.1	6.1	-	82.5	
		PU/PD disabled, DVDIO = 1.8V, 1.35 < VIN3 < 2.1	-5	-	5	μA
		PU enabled, DVDIO = 1.8V, 1.35 < VIN3 < 2.1	-11.4	-	9.3	
		PD enabled, DVDIO = 1.8V, 1.35 < VIN3 < 2.1	-0.8	-	35	
DIIL3	Digital low input current for IO Type 3	PU/PD disabled, DVDIO = 2.8V, -0.3 < VIN3 < 0.7	-5	-	5	μA
		PU enabled, DVDIO = 2.8V, -0.3 < VIN3 < 0.7	-82.5	-	-6.1	
		PD enabled, DVDIO = 2.8V, -0.3 < VIN3 < 0.7	-12.5	-	22.5	

Symbol	Description	Condition	Min.	Typ.	Max.	Unit
		PU/PD disabled, DVDIO = 1.8V, -0.3 < VIN3 < 0.45	-5	-	5	μA
		PU enabled, DVDIO = 1.8V, -0.3 < VIN3 < 0.45	-35	-	0.8	
		PD enabled, DVDIO = 1.8V, -0.3 < VIN3 < 0.45	-9.3	-	11.4	
DIOH3	Digital high output current for IO Type 3	DVOH > 2.38V, DVDIO = 2.8V	-16	-	-	mA
		DVOH > 1.53V, DVDIO = 1.8V	-12	-	-	mA
DIOL3	Digital low output current for IO Type 3	DVOL < 0.42V, DVDIO = 2.8V	-	-	16	mA
		DVOL < 0.27V, DVDIO = 1.8V	-	-	12	mA
DRPU3	Digital I/O pull-up resistance for IO Type 3	DVDIO = 2.8V	10	47	100	kΩ
		DVDIO = 1.8V	10	47	100	kΩ
DRPD3	Digital I/O pull-down resistance for IO Type 3	DVDIO = 1.8V	10	47	100	kΩ
		DVDIO = 2.8V	10	47	100	kΩ
DVOH3	Digital output high voltage for IO Type 3	DVDIO = 2.8V	2.38			V
		DVDIO = 1.8V	1.53			V
DVOL3	Digital output low voltage for IO Type 3	DVDIO = 2.8V			0.42	V
		DVDIO = 1.8V			0.27	V
DIIH4	Digital high input current for IO Type 4	PU/PD disabled, DVDIO = 2.8V, 2.1 < VIN4 < 3.1	-5	-	5	μA
		PU enabled, DVDIO = 2.8V, 2.1 < VIN4 < 3.1	-22.5	-	12.5	
		PD enabled, DVDIO = 2.8V, 2.1 < VIN4 < 3.1	6.1	-	82.5	
DIIL4	Digital low input current for IO Type 4	PU/PD disabled, DVDIO = 2.8V, -0.3 < VIN4 < 0.7	-5	-	5	μA
		PU enabled, DVDIO = 2.8V, -0.3 < VIN4 < 0.7	-82.5	-	-6.1	
		PD enabled, DVDIO = 2.8V, -0.3 < VIN4 < 0.7	-12.5	-	22.5	
DIOH4	Digital high output current for IO Type 4	DVOH > 2.38V, DVDIO = 2.8V	-16	-	-	mA

Symbol	Description	Condition	Min.	Typ.	Max.	Unit
DIOL4	Digital low output current for IO Type 4	DVOL < 0.42V, DVDIO = 2.8V	-	-	16	mA
DRPU4	Digital I/O pull-up resistance for IO Type 4 (GPIO mode)	DVDIO = 2.8V	15	36	55	kΩ
DRPD4	Digital I/O pull-down resistance for IO Type 4 (GPIO mode)	DVDIO = 2.8V	15	36	55	kΩ
DRPU4 1200K	Digital I/O pull-up resistance for IO Type 4 (Key PAD mode)	DVDIO = 2.8V	1200	-	-	kΩ
DRPD4 1200K	Digital I/O pull-down resistance for IO Type 4 (Key PAD mode)	DVDIO = 2.8V	1200	-	-	kΩ
DVOH4	Digital output high voltage for IO Type 4	DVDIO = 2.8V	2.38			V
DVOL4	Digital output low voltage for IO Type 4	DVDIO = 2.8V			0.42	V
DIIH5	Digital high input current for IO Type 5	PU/PD disabled, DVDIO = 2.8V, 2.1 < VIN5 < 3.1	-5	-	5	μA
		PU enabled, DVDIO = 2.8V, 2.1 < VIN5 < 3.1	-22.5	-	12.5	
		PD enabled, DVDIO = 2.8V, 2.1 < VIN5 < 3.1	6.1	-	82.5	
DIIL5	Digital low input current for IO Type 5	PU/PD disabled, DVDIO = 2.8V, -0.3 < VIN5 < 0.7	-5	-	5	μA
		PU enabled, DVDIO = 2.8V, -0.3 < VIN5 < 0.7	-82.5	-	-6.1	
		PD enabled, DVDIO = 2.8V, -0.3 < VIN5 < 0.7	-12.5	-	22.5	
DIOH5	Digital high output current for IO Type 5	DVOH > 2.38V, DVDIO = 2.8V	-16	-	-	mA
DIOL5	Digital low output current for IO Type 5	DVOL < 0.42V, DVDIO = 2.8V	-	-	16	mA
DRPU5	Digital I/O pull-up resistance for IO Type 5 (GPIO mode)	DVDIO = 2.8V	15	36	55	kΩ
DRPD5	Digital I/O pull-down resistance for IO Type 5 (GPIO mode)	DVDIO = 2.8V	15	36	55	kΩ
DRPU5 1K	Digital I/O pull-up resistance for IO Type 4 (Key PAD mode)	DVDIO = 2.8V	1	-	-	kΩ

Symbol	Description	Condition	Min.	Typ.	Max.	Unit
DRPD5 1K	Digital I/O pull-down resistance for IO Type 4 (Key PAD mode)	DVDIO = 2.8V	1	-	-	kΩ
DVOH5	Digital output high voltage for IO Type 5	DVDIO = 2.8V	2.38	-	-	V
DVOL5	Digital output low voltage for IO Type 5	DVDIO = 2.8V	-	-	0.42	V
DIIH6	Digital high input current for IO Type 6	PU/PD disabled, DVDIO = 2.8V, 2.1 < VIN6 < 3.1	-5	-	5	μA
		PU enabled, DVDIO = 2.8V, 2.1 < VIN6 < 3.1	-22.5	-	12.5	
		PD enabled, DVDIO = 2.8V, 2.1 < VIN6 < 3.1	6.1	-	82.5	
		PU/PD disabled, DVDIO = 1.8V, 1.35 < VIN6 < 2.1	-5	-	5	
		PU enabled, DVDIO = 1.8V, 1.35 < VIN6 < 2.1	-11.4	-	9.3	
		PD enabled, DVDIO = 1.8V, 1.35 < VIN6 < 2.1	-0.8	-	35	
DIIL6	Digital low input current for IO Type 6	PU/PD disabled, DVDIO = 2.8V, -0.3 < VIN6 < 0.7	-5	-	5	μA
		PU enabled, DVDIO = 2.8V, -0.3 < VIN6 < 0.7	-82.5	-	-6.1	
		PD enabled, DVDIO = 2.8V, -0.3 < VIN6 < 0.7	-12.5	-	22.5	
		PU/PD disabled, DVDIO = 1.8V, -0.3 < VIN6 < 0.45	-5	-	5	
		PU enabled, DVDIO = 1.8V, -0.3 < VIN6 < 0.45	-35	-	0.8	
		PD enabled, DVDIO = 1.8V, -0.3 < VIN6 < 0.45	-9.3	-	11.4	
DIOH6	Digital high output current for IO Type 6	DVOH > 2.38V, DVDIO = 2.8V	-8	-	-	mA
		DVOH > 1.53V, DVDIO = 1.8V	-6	-	-	mA

Symbol	Description	Condition	Min.	Typ.	Max.	Unit
DIOL6	Digital low output current for IO Type 6	DVOL < 0.42V, DVDIO = 2.8V	-	-	8	mA
		DVOL < 0.27V, DVDIO = 1.8V	-	-	6	mA
DRPU6	Digital I/O pull-up resistance for IO Type 6	DVDIO = 2.8V	40	85	190	kΩ
		DVDIO = 1.8V	70	150	320	kΩ
DRPD6	Digital I/O pull-down resistance for IO Type 6	DVDIO = 2.8V	40	85	190	kΩ
		DVDIO = 1.8V	70	150	320	kΩ
DVOH6	Digital output high voltage for IO Type 6	DVDIO = 2.8V	2.38			V
		DVDIO = 1.8V	1.53			V
DVOL6	Digital output low voltage for IO Type 6	DVDIO = 2.8V			0.42	V
		DVDIO = 1.8V			0.27	V
DIIH7	Digital high input current for IO Type 7	PU/PD disabled, DVDIO = 2.8V, 2.1 < VIN7 < 3.1	-5	-	5	μA
		PU enabled, DVDIO = 2.8V, 2.1 < VIN7 < 3.1	-22.5	-	12.5	
		PD enabled, DVDIO = 2.8V, 2.1 < VIN7 < 3.1	6.1	-	82.5	
		PU/PD disabled, DVDIO = 1.8V, 1.35 < VIN7 < 2.1	-5	-	5	μA
		PU enabled, DVDIO = 1.8V, 1.35 < VIN7 < 2.1	-11.4	-	9.3	
		PD enabled, DVDIO = 1.8V, 1.35 < VIN7 < 2.1	-0.8	-	35	
DILL7	Digital low input current for IO Type 7	PU/PD disabled, DVDIO = 2.8V, -0.3 < VIN7 < 0.7	-5	-	5	μA
		PU enabled, DVDIO = 2.8V, -0.3 < VIN7 < 0.7	-82.5	-	-6.1	
		PD enabled, DVDIO = 2.8V, -0.3 < VIN7 < 0.7	-12.5	-	22.5	
		PU/PD disabled, DVDIO = 1.8V, -0.3 < VIN7 < 0.45	-5	-	5	μA
		PU enabled, DVDIO = 1.8V, -0.3 < VIN7 < 0.45	-35	-	0.8	

Symbol	Description	Condition	Min.	Typ.	Max.	Unit
		PD enabled, DVDIO = 1.8V, -0.3 < VIN7 < 0.45	-5	-	5	
DIOH7	Digital high output current for IO Type 7	DVOH > 2.38V, DVDIO = 2.8V	-16	-	-	mA
		DVOH > 1.53V, DVDIO = 1.8V	-12	-	-	mA
DIOL7	Digital low output current for IO Type 7	DVOL < 0.42V, DVDIO = 2.8V	-	-	16	mA
		DVOL < 0.27V, DVDIO = 1.8V	-	-	12	mA
DRPU7	Digital I/O pull-up resistance for IO Type 7	DVDIO = 2.8V	40	85	190	kΩ
		DVDIO = 1.8V	70	150	320	kΩ
DRPD7	Digital I/O pull-down resistance for IO Type 7	DVDIO = 2.8V	40	85	190	kΩ
		DVDIO = 1.8V	70	150	320	kΩ
DVOH7	Digital output high voltage for IO Type 7	DVDIO = 2.8V	2.38			V
		DVDIO = 1.8V	1.53			V
DVOL7	Digital output low voltage for IO Type 7	DVDIO = 2.8V			0.42	V
		DVDIO = 1.8V			0.27	V

## 2.3 System Configuration

### 2.3.1 Strapping Resistors

Table 15. Strapping table

Pin name	Description	Trapping condition
LSA0	Pull-up with 10K resister(Default internal pull-down with 47K resister)	Power-on reset
BPI_BUS1	Pull-up with 10K resister (Default internal pull-down with 75K resister)	Power-on reset
BPI_BUS2	Pull-up with 10K resister (Default internal pull-down with 75K resister)	Power-on reset

### 2.3.2 Mode Selection

Table 16. Mode selection of chip


Pin name	Description
EXT_CLK_SEL	GND: Uses DCXO as 26M clock source VRF: Uses external clock as 26M clock source
LSA0	GND: Uses 1.8V serial flash device DVDD18_EMI: Uses 3.3V serial flash device
KCOL0	GND: Boots ROM to enter USB download mode DVDD28: Normal boot-up mode
{BPI_BUS1,BPI_BU}	{GND, GND}: No JTAG


S2}

{GND, DVDD28}: JTAG at keypad pins  
{DVDD28, GND}: JTAG at GPIO pins  
{DVDD28, DVDD28}: JTAG at camera pins

## 2.4 Power-on Sequence and Protection Logic

MT6261D provides 32K crystal removal feature. The XOSC32\_ENB state tells if MT6261D provides this feature or not. VRF will be turned on at the same time with VRTC when XOSC32\_ENB = 1. The power-on/off sequence controlled by "Control" and "Reset Generator" is shown as the figure below.



**Figure 5. Power-on/off control sequence by pressing PWRKEY and XOSC32\_ENB = 0****Figure 6. Power-on/off control sequence by pressing PWRKEY and XOSC32\_ENB = 1**

Note that each of the above figures only shows one power-on/off condition when XOSC32\_ENB = 0 or XOSC32\_ENB = 1. MT6261D handles the power-on and off of the handset. The following three methods can switch on the handset (when leaving UVLO): XOSC32\_ENB = 0

1. Push PWRKEY (Pull the PWRKEY pin to the low level.)

Pulling PWRKEY low is the typical way to turn on the handset. The turn-on sequence is VCORE → VIO18 → VIO28 → VSF, VMC → VA → VUSB → VRF.

The supplies for the baseband are ready, and the system reset ends at the moment when the above LDOs are fully turned on to ensure correct timing and function. After that, the baseband will send the PWRBB signal back to the PMU for acknowledgement. To successfully power on the handset, PWRKEY should be kept low until PMU receives PWRBB from the baseband.

2. RTC module generates PWRBB to wake up the system.

If the RTC module is scheduled to wake up the handset at a certain time, the PWRBB signal will be directly sent to the PMU. In this case, PWRBB will become high at specific moment and allow the PMU to be powered on as the sequence described above. This is called the RTC alarm.

3. Valid charger plug-in (CHRIN voltage is within the valid range.)

The charger plug-in will also turn on the handset if the charger is valid (no OVP takes place). However, if the battery voltage is too low to power on the handset (UVLO state), the system will not be turned on by any of the three methods. In this case, the charger will charge the battery first and the handset will be powered on automatically as long as the battery voltage is high enough.

#### Under-voltage lockout (UVLO)

The UVLO state in the PMU prevents startup if the initial voltage of the main battery is below the 3.2V threshold. It ensures that the handset is powered on with the battery in good condition. The UVLO function is performed by a hysteretic comparator which ensures a smooth power-on sequence. In addition, when the battery voltage is getting lower, it will enter the UVLO state, and the PMU will be turned off by itself, except for VRTC LDO, to prevent further discharging. Once the PMU enters the UVLO state, it will draw low quiescent current. The RTC LDO will still be working until the DDLO disables it.

#### Deep discharge lockout (DDLO)

The PMU will enter the deep discharge lockout (DDLO) state when the battery voltage drops below 2.5V. In this state, the VRTC LDO will be shut down. Otherwise, it will draw very low quiescent current to prevent further discharging or damage to the cells.

#### Reset

The PMU contains a reset control circuit which takes effect at both power-up and power-down. The RESETB pin is held low in the beginning of power-up and returns to high after the pre-determined delay time. The delay time is controlled by a large counter which uses the clock from internal ring-oscillator. At power-off, the RESETB pin will return to low immediately without any delay.

#### Over-temperature protection

If the die temperature of PMU exceeds 150°C, the PMU will automatically disable all the LDOs except for VRTC. Once the over-temperature state is resolved, a new power-on sequence will be required to enable the LDOs.

## 2.5 Analog Baseband

To communicate with analog blocks, a common control interface for all analog blocks is implemented. In addition, there are some dedicated interfaces for data transfer. The common control interface translates the APB bus write and read cycle for specific addresses related to analog front-end control. During the writing or reading of any of these control registers, there is a latency associated with the transfer of data to or from the analog front-end. Dedicated data interface of each analog block is implemented in the corresponding digital block. An analog block includes the following analog functions for the complete GSM/GPRS baseband signal processing:

1. RF control: DAC for Automatic Power Control (APC) is included, and its output is provided to external RF power amplifier respectively.
2. Auxiliary ADC: Provides an ADC for the battery and other auxiliary analog functions monitoring
3. Audio mixed-signal block: Provides complete analog voice signal processing including microphone amplification, A/D conversion, D/A conversion, earphone driver, etc. Dedicated stereo D/A conversion and amplification for audio signals are also included.
4. Clock generation: Includes a clock squarer for shaping the system clock, and PLL providing clock signals to DSP, MCU and USB unit

### 2.5.1 APC-DAC

#### 2.5.1.1 Block Description

APC-DAC is a 10-bit DAC with output buffer aiming at automatic power control. See the tables below for its analog pin assignment and functional specifications. It is an event-driven scheme for power saving purpose.

#### 2.5.1.2 Functional Specifications

*Table 17. APC-DAC specifications*

Symbol	Parameter	Min.	Typ.	Max.	Unit
N	Resolution		1		Bit

Symbol	Parameter	Min.	Typ.	Max.	Unit
			0		
FS	Sampling rate			1.0833	MSPS
SINAD	Signal to noise and distortion ratio (10-kHz sine with 1.0V swing & 100-kHz BW)	47			dB
	99% settling time (full swing on maximal capacitance)			5	μS
	Output swing	0		AVDD	V
	Output capacitance		200	2200	pF
	Output resistance	0.47	10		KΩ
DNL	Differential nonlinearity for code 20 to 970		± 1		LSB
INL	Integral nonlinearity for code 20 to 970		± 1		LSB
DVDD	Digital power supply	1.1	1.2	1.3	V
AVDD	Analog power supply	2.6	2.8	3.0	V
T	Operating temperature	-20		80	°C
	Current consumption				
	Power-up		400		μA
	Power-down		1		μA

## 2.5.2 Auxiliary ADC

### 2.5.2.1 Block Description

The auxiliary ADC includes the following functional blocks:

1. Analog multiplexer: Selects signal from one of the seven auxiliary input pins. Real-world messages to be monitored, e.g. temperature, should be transferred to the voltage domain.
2. 10-bit A/D converter: Converts the multiplexed input signal to 10-bit digital data.

Channel	Application	Input range [V]
0	BATSNS	3.2 ~ 4.2
1	ISENSE	3.2 ~ 4.2
2	VCDT	Decided by application circuit
3	BATON	0 ~ AVDD28
4	AUXIN4	0 ~ AVDD28
others	Internal use	N/A

### 2.5.2.2 Functional Specifications

The functional specifications of the auxiliary ADC are listed in the following table.

**Table 18. Functional specifications of auxiliary ADC**

Symbol	Parameter	Min.	Typ.	Max.	Unit

Symbol	Parameter	Min.	Typ.	Max.	Unit
N	Resolution		10		Bit
FC	Clock rate		1.08		MHz
FS	Sampling rate @ N-Bit		1.08/(N+1)		MSPS
	Input swing	0		AVDD	V
CIN	Input capacitance Unselected channel Selected channel			50 4	fF pF
RIN	Input resistance Unselected channel Selected channel	400 1			MΩ MΩ
	Clock latency		N+1		1/FC
DNL	Differential nonlinearity		± 1		LSB
INL	Integral nonlinearity		± 1		LSB
OE	Offset error		± 10		mV
FSE	Full swing error		± 10		mV
SINAD	Signal to noise and distortion ratio (10-kHz full swing input & 1.0833-MHz clock rate)		50		dB
DVDD	Digital power supply	1.1	1.2	1.3	V
AVDD	Analog power supply	2.6	2.8	3.0	V
T	Operating temperature	-20		80	°C
	Current consumption Power-up Power-down		280 1		µA µA

### 2.5.3 Audio Mixed-Signal Blocks

#### 2.5.3.1 Block Description

Audio Mixed-signal Blocks (AMB) integrate complete voice uplink/downlink and audio playback functions. As shown in the figure below, it includes three parts. The first consists of stereo audio DACs and audio amplifiers for audio playback. The second part is the voice downlink path, including voice-band DACs (left channel audio DAC) and voice amplifier, which produces voice signals to earphones or other auxiliary output devices. Amplifiers in the two blocks are equipped with multiplexers to accept signals from the internal audio/voice. Moreover, a ClassK amplifier is embedded to support continuous >1W output power with an on-chip charge-pump even under low battery scenario. The last part is the voice uplink path, which is the interface between the microphone (or other auxiliary input device) input and MT6261D DSP. A set of bias voltage is provided for the external electric microphone.




Figure 7. Block diagram of audio mixed-signal blocks

### 2.5.3.2 Functional Specifications

See the table below for the functional specifications of voice-band uplink/downlink blocks.

Table 19. Functional specifications of analog voice blocks

Symbol	Parameter	Min.	Typ.	Max.	Unit
FS	Sampling rate		6,500		kHz
DVDD	Digital power supply	1.1	1.2	1.3	V
AVDD	Analog power supply	2.6	2.8	3.0	V
T	Operating temperature	-20		80	°C
VMIC	Microphone biasing voltage		1.9	2.2	V
IMIC	Current draw from microphone bias pins			2	mA
<b>Uplink path<sup>4</sup></b>					
IDC	Current consumption for one channel		1.5		mA
SINAD	Signal to noise and distortion ratio Input level: -40 dbm0 Input level: 0 dbm0	29	69		dB dB
RIN	Input impedance (differential)	13	20	27	KΩ

<sup>4</sup> For uplink-path, not all gain settings of VUPG meet the specifications listed in the table, especially for several the lowest gains. The minimum gain that meets the specifications is to be determined.

Symbol	Parameter	Min.	Typ.	Max.	Unit
ICN	Idle channel noise			-67	dBm0
<b>Downlink path</b>					
IDC	Current consumption		4		mA
SINAD	Signal to noise and distortion ratio Input level: -40 dBm0 Input level: 0 dBm0	29	69		dB dB
RLOAD	Output resistor load (differential)	16	32		Ω
CLOAD	Output capacitor load			250	pF
ICN	Idle channel noise of transmit path			-64	dBPa
XT	Crosstalk level on transmit path			-66	dBm0

See the table below for the functional specifications of audio blocks.

**Table 20. Functional specifications of analog audio blocks**

Symbol	Parameter	Min.	Typ.	Max.	Unit
FCK	Clock frequency		6.5		MHz
Fs	Sampling rate	32	44.1	48	kHz
AVDD	Power supply	2.6	2.8	3.0	V
T	Operating temperature	-20		80	°C
IDC	Current consumption		4		mA
PSNR	Peak signal to noise ratio		88		dB
DR	Dynamic range		88		dB
VOUT	Output swing for 0dBFS input level @ -1dB headphone gain		0.707		Vrms
VOUT <sub>MAX</sub>	Maximum output swing		2.0		Vpp
THD	Total harmonic distortion 10mW at 64Ω load			-70	dB
RLOAD	Output resistor load (single-ended)	64			Ω
CLOAD	Output capacitor load			250	pF
XT	L-R channel cross talk	70			dB

## 2.6 Power Management Unit Blocks

The power management unit (PMU) manages the power supply of the entire chip, such as baseband, processor, memory, SIM cards, camera, vibrator, etc. The digital part of PMU is integrated into the analog part (see the figure below). PMU includes the following analog functions for signal processing:

- LDO: Regulates battery voltage to lower voltage level
- BOOST: Boosts battery voltage to target voltage for Class-AB audio amplifier
- Keypad LED driver (KPLED) and current sink (ISINK) switches: Sink current for keypad LED and LCM module
- Start-up (STRUP): Generates power-on/off control sequence of start-up circuits

- Pulse charger (PCHR): Controls battery charging




Figure 8. PMU system block diagram.

### 2.6.1 LDO

PMU integrates 13 general low dropout regulators (LDO) optimized for their given functions by balancing the quiescent current, dropout voltage, line/load regulation, ripple rejection and output noise.




Figure 9. Power domain

### 2.6.1.1 LDO

A low-dropout regulator (LDO) is capable of maintaining its specified output voltage over a wide range of load current and input voltage, down to a very small difference between input and output voltages.

There are several features in the design of LDO, including discharge control, soft start and current limit. Before LDO is enabled, the output pin of LDO should be discharged first to avoid voltage accumulation on the capacitance. The soft-start limits inrush current and controls output-voltage rising time during the power-up. The current limit is the current protection to limit the LDO's output current and power dissipation.

There are three types of LDOs in PMU of MT6261D PMU. The analog LDO is optimized for low-frequency ripple rejection in order to reject the ripples coming from the burst of RF power amplifier. The digital IO LDO is a linear regulator optimized for very low quiescent current. The single-step RTC LDO is a linear regulator that can charge up a capacitor-type backup coin cell, which also supplies the RTC module even at the absence of the main battery. The single-step LDO features reverse current protection and is optimized for ultra-low quiescent current while sustaining the RTC function as long as possible.

## 2.6.1.1.1 Block Description




Figure 10. LDO block diagram

## 2.6.1.1.2 LDO Types

Table 21. LDO types and brief specifications

Type	LDO name	Vout (Volt)	I <sub>max</sub> (mA)	Description
ALDO	VRF	2.8	150	RF chip and 26MHz reference clock
ALDO	VA	2.8	150	Analog baseband
ALDO	VCAMA	2.8	70	Camera sensor
DLDO	VIO28	2.8	100	Digital IO and Blue tooth
DLDO	VSIM1	1.8/3.0	30	SIM card
DLDO	VSIM2	1.8/3.0	30	SIM card
DLDO	VUSB	3.3	50	USB
DLDO	VIO18	1.8	100	Digital IO
DLDO	VCORE	0.75~1.35	150	Digital baseband
DLDO	VIBR	1.8/2.8/3.0	100	Vibrator
DLDO	VMC	1.8/2.8/3.0/3.3	100	Memory card
DLDO	VSF	1.86/2.8/3.0/3.3	50	Serial flash
RTCLDO	VRTC	2.8/3.3	2	Real-time clock

## 2.6.1.1.3 Functional Specifications

Table 22. Analog LDO specifications

Symbol	Description	Condition	Min.	Typ.	Max.	Unit

Symbol	Description	Condition	Min.	Typ.	Max.	Unit
	Load capacitor			1		μF
	Current limit		1.2*I <sub>max</sub>		5*I <sub>max</sub>	mA
	V <sub>out</sub>	Includes load regulation, line regulation, and temperature coefficient	Max. (-5%, -0.1V)		Max. (+5%, +0.1V)	V
	Transient response	Slew: 15mA/us	Max. (-5%, -0.1V)		Max. (+5%, +0.1V)	V
	Temperature coefficient				100	ppm/C
	PSRR	I <sub>out</sub> < 0.5*I <sub>max</sub> 10 < f < 3 kHz	65			dB
		I <sub>out</sub> < 0.5*I <sub>max</sub> 3K < f < 30 kHz	45			dB
	Output noise	With A-weighted filter			90	uVRms
	Quiescent current	I <sub>out</sub> = 0		55		μA
	Turn-on overshoot	I <sub>out</sub> = 0			Max. (+10%, +0.1V)	V
	Turn-on settling time	I <sub>out</sub> = 0			240	μsec

Table 23. Digital LDO specifications

Symbol	Description	Condition	Min.	Typ.	Max.	Unit
	Load capacitor			1 <sup>5</sup>		μF
	Current limit		1.2*I <sub>max</sub>		5*I <sub>max</sub>	mA
	V <sub>out</sub>	Includes load regulation, line regulation, and temperature coefficient	Max. (-5%, -0.1V)		Max. (+5%, +0.1V)	V
	Transient response	Slew: 15mA/us	Max. (-5%, -0.1V)		Max. (+5%, +0.1V)	V
	Temperature coefficient				100	ppm/C
	Quiescent current	I <sub>out</sub> = 0		30		μA
	Turn-on overshoot	I <sub>out</sub> = 0			Max. (+10%, +0.1V)	V
	Turn-on settling time	I <sub>out</sub> = 0			240	μs

<sup>5</sup> VCORE loading capacitor typical value is 2.2uF. Other LDOs are 1uF.

Table 24. RTC LDO specification

Symbol	Description	Condition	Min.	Typ.	Max.	Unit
	Load capacitor			1		$\mu\text{F}$
	Vout	Includes load regulation, line regulation, and temperature coefficient	2	2.8	3	V
	Temperature coefficient				100	ppm/C
	Quiescent current	Iout = 0		15		$\mu\text{A}$

## 2.6.2 BOOST

### 2.6.2.1 Functional Specifications

Table 25. BOOST specification

Symbol	Description	Condition	Min.	Typ.	Max.	Unit
	Cin Cout			2.2 $\mu\text{F}$ 4.7 $\mu\text{F}$		$\mu\text{F}$
	L	Rdcr,max<80mOhm		0.68		uH
	Vout			5.3		V
	Ripple	Vin=3.4V/3.8V/4.2V, Cin=2.2 $\mu\text{F}$ & Cout=4.7 $\mu\text{F}$ , L= 0.68uH (Rdcr,max<80mOhm) 650mA , switching Freq 2MHz			100	mV
	Switching frequency			2		MHz
	Quiescent current	Iout = 0		4	6	mA

## 2.6.3 ISINK and KPLED Switches

One built-in open-drain output switch drives the keypad LED (KPLED) in the handset. The switch is controlled by the baseband with enabling registers. The switch of keypad LED can sink as much as 60mA current, and the output is high impedance when disabled. The value of the sink current decides the brightness of the LED.

One current controlled open drain drivers are also implemented to drive the LCM backlight module, and provides 6-current-level steps of up to 48mA.

## 2.6.3.1 Block Description




Figure 11. ISINKs and KPLED switches block diagram

## 2.6.3.2 Functional Specifications

Table 26. ISINKs and KPLED switches specification

Symbol	Description	Condition	Min.	Typ.	Max.	Unit
	Sink current of keypad LED driver	Von > 0.5V, 100% dimming duty	60			mA
	Sink current of ISINK	Von > 0.15V, 100% dimming duty, ISINKS_CHx_STEP = 000		4		mA
	Sink current of ISINK	Von > 0.15V, 100% dimming duty, ISINKS_CHx_STEP = 001		8		mA
	Sink current of ISINK	Von > 0.15V, 100% dimming duty, ISINKS_CHx_STEP = 010		12		mA
	Sink current of ISINK	Von > 0.15V, 100% dimming duty, ISINKS_CHx_STEP = 011		16		mA
	Sink current of ISINK	Von > 0.15V, 100% dimming duty, ISINKS_CHx_STEP = 100		20		mA
	Sink current of ISINK	Von > 0.15V, 100% dimming		24		mA

Symbol	Description	Condition	Min.	Typ.	Max.	Unit
		duty, ISINKS_CHx_STEP = 101				
	Current mismatch between the 4 channels	Von > 0.15V, 100% dimming duty	-5		5	%

#### 2.6.4 STRUP

PMU handles the power-on and off of the handset. If the battery voltage is neither in the UVLO state ( $V_{BAT} \geq 3.4V$ ) nor in the thermal condition, there are three methods to power on the handset system: pulling PWRKEY low (the user pushes PWRKEY), pulling PWRBB high (baseband BB\_WakeUp) or valid charger plug-in.

According to different battery voltage ( $V_{BAT}$ ) and phone states, control signals and regulators will have different responses.

#### 2.6.5 PCHR

The charger controller senses the charger input voltage from either a standard AC-DC adaptor or an USB charger. When the charger input voltage is within a pre-determined range, the charging process will be activated. This detector can resist higher input voltage than other parts of the PMU.

## 2.6.5.1 Block Description




Figure 12. PCHR block diagram

## 2.6.5.1.1 Charger Detection

Whenever an invalid charging source is detected ( $> 7.0 \text{ V}$ ), the charger detector stops the charging process immediately to avoid burning out the chip or even the phone. In addition, if the charger-in level is not high enough ( $< 4.3\text{V}$ ), the charger will also be disabled to avoid improper charging behavior.

## 2.6.5.1.2 Charging Control

When the charger is active, the charger controller manages the charging phase according to the battery status. During the charging period, the battery voltage is constantly monitored. The battery charger supports pre-charge mode ( $\text{VBAT} < 3.2\text{V}$ , PMU power-off state), CC mode (constant current mode or fast charging mode at the range  $3.2\text{V} < \text{VBAT} < 4.2\text{V}$ ) and CV mode (constant voltage mode) to optimize the charging procedure for Li-ion battery. The charging states diagram is shown in the figure below.




Figure 13. Charging states diagram

### Pre-charge mode

When the battery voltage is in the UVLO state, the charger operates in the pre-charge mode. There are two steps in this mode. When the battery voltage is deeply discharged below 2.2V, PRECC0 trickle charging current will be applied to the battery.

The PRECC1 trickle charging current is about 550ms pulse 70mA current when VBAT is under 2.2V.

When the battery voltage exceeds 2.2V, called the PRECC2 stage, the closed-loop pre-charge is enabled. The voltage drop across the external RSENSE is kept around 40mV (AC charger) or 14mV (USB host). The closed-loop pre-charge current can be calculated:

$$I_{\text{PRECC2,ACAdapter}} = \frac{V_{\text{SENSE}}}{R_{\text{sense}}} = \frac{40\text{mV}}{R_{\text{sense}}}$$

$$I_{\text{PRECC2,USBHOST}} = \frac{V_{\text{SENSE}}}{R_{\text{sense}}} = \frac{14\text{mV}}{R_{\text{sense}}}$$

### Constant current mode

As the battery is charged up and over 3.4V, it can switch to the CC mode. (CHR\_EN should be high) In the CC mode, several charging currents can be set by programming registers or the external RSENSE resistor. The charging current can be determined by CS\_VTH/RSENSE, where CS\_VTH is programmed by registers. For example, if RSENSE is selected as 0.2ohm, the CC mode charging current can be set from 70 to 800mA. It can accommodate the battery charger to various charger inputs with different current capabilities.

### Constant voltage mode and over-voltage protection (OV)

While the battery voltage reaches about 4.2V, a constant voltage is used for charging. This is called the full-voltage charging mode or constant-voltage charging mode in correspondence to a linear charger. While the battery voltage actually reaches 4.2V, the charging current is gradually decreased step-by-step, the end-of-charging process starts. It may prolong the charging and detecting period for acquiring optimized full charging volume. The charging process is completed once the current reaches zero automatically and this mechanism is optimized for different battery

### BC1.1 Dead-Battery Support of China Standard

MT6261D supports dead-battery condition from China standard (called BC1.1). The specification protects dead-battery charging by timer and trickle current. Once the battery voltage is below 2.2V, a period (TUNIT) of trickle current (IUNIT) will be applied to the battery.

If the battery voltage is still below 2.2V after applying trickle current, the charger will be disabled. On the other hand, if the battery voltage is raised to above 2.2V, the charger will enter the PRECC1 stage, and the charging current will be 70mA or 200mA depending on the type of charging port.

Under the condition of battery voltage from 2.2V to 3.3V, the charger will charge the battery with the PRECC1 current.

A dedicated 5mins (T1) timer will be timed out and disable the charger if the battery voltage is always below 2.7V under charging. Another 35mins (T2) timer will also be timed out and disable the charger if the battery voltage is always kept between 2.7V and 3.3V under charging.

The trickle current (IUNIT) and two dedicated timers protect the charging action if the battery is dead.

### 2.6.5.2 Functional Specifications

**Table 27. Charger detection specifications**

Symbol	Description	Condition	Min.	Typ.	Max.	Unit
	Charger detect-on range		4.3		7	V

**Table 28. Pre-charge specifications**

Symbol	Description	Condition	Min.	Typ.	Max.	Unit
	IUNIT with 500ms pulse	VBAT < 2.2V	20	48	100	mA
Pre-charging current		VBAT < 2.2V (500ms pulse)	20	48	100	mA
		VBAT ≥ 2.2V (USB host)	7/R <sub>sense</sub>	14/R <sub>sense</sub>	20/R <sub>sense</sub>	mA
		VBAT ≥ 2.2V (AC adapter < 7V)	30/R <sub>sense</sub>	40/R <sub>sense</sub>	50/R <sub>sense</sub>	mA
		VBAT ≥ 2.2V (AC adapter > 7V)	7/R <sub>sense</sub>	14/R <sub>sense</sub>	20/R <sub>sense</sub>	mA
	Pre-charging off threshold	CHR_EN = L		3.3		V
	Pre-charging off hysteresis			0.4		V

**Table 29. Constant current specifications**

Symbol	Description	Condition	Min.	Typ.	Max.	Unit
CC mode charging current (CS_VTH )		CS_VTH [3:0] = 0000		320/R <sub>sense</sub>		mA
		CS_VTH [3:0] = 0001		300/R <sub>sense</sub>		mA
		CS_VTH [3:0] = 0010		280/R <sub>sense</sub>		mA
		CS_VTH [3:0] = 0011		260/R <sub>sense</sub>		mA
		CS_VTH [3:0] = 0100		240/R <sub>sense</sub>		mA
		CS_VTH [3:0] = 0101		220/R <sub>sense</sub>		mA
		CS_VTH [3:0] = 0110		200/R <sub>sense</sub>		mA
		CS_VTH [3:0] = 0111		180/R <sub>sense</sub>		mA
		CS_VTH [3:0] = 1000		160/R <sub>sense</sub>		mA
		CS_VTH [3:0] = 1001		140/R <sub>sense</sub>		mA

Symbol	Description	Condition	Min.	Typ.	Max.	Unit
		CS_VTH [3:0] = 1010		130/R <sub>sense</sub>		
		CS_VTH [3:0] = 1011		110/R <sub>sense</sub>		
		CS_VTH [3:0] = 1100		90/R <sub>sense</sub>		
		CS_VTH [3:0] = 1101		60/R <sub>sense</sub>		
		CS_VTH [3:0] = 1110		40/R <sub>sense</sub>		
		CS_VTH [3:0] = 1111		14/R <sub>sense</sub>		
	Current sensing resistor	RSENSE		0.2		ohm

Table 30. Constant voltage and over-voltage protection specifications

Symbol	Description	Condition	Min.	Typ.	Max.	Unit
	Charging complete threshold		4.15	4.2	4.25	V
	Battery over-voltage protection threshold (OV)			4.3		V

Table 31. BC1.1 specifications

Symbol	Description	Condition	Min.	Typ.	Max.	Unit
IUNIT	BC1.1 trickle current	VBAT < 2.2V		50	100	mA
IPRECC1 (USB host)	PRECC1 current	2.2 < VBAT < 3.3V		70	100	mA
IPRECC1 (AC adapter)	PRECC1 current	2.2 < VBAT < 3.3V		200	250	mA
T1	5 minute dedicated timer	2.2 < VBAT < 2.7V		5	6.5	min.
T2	35 minute dedicated timer	2.7 < VBAT < 3.3V		35	38.5	min.
TUNIT	BC1.1 trickle current period			550	770	ms.

## 2.6.6 PMU Register Definitions

Module name: PMUSYS Base address: (+A0700000h)

Address	Name	Width	Register Function
A0700050	<u>APB CON0</u>	16	<b>APB Control Register 0</b> Set this register for APB configuration controls
A0700060	<u>ACCDET CON0</u>	16	<b>Accdet Control Register 0</b> Set this register for PMU accdet circuit configuration controls
A0700080	<u>AUX CON0</u>	16	<b>Auxadc Control Register 0</b>

			Set this register for PMU charger circuit configuration controls
A0700088	<u>AUX CON2</u>	16	<b>Auxadc Control Register 2</b> Set this register for PMU charger circuit configuration controls
A070008C	<u>AUX CON3</u>	16	<b>Auxadc Control Register 3</b> Set this register for PMU charger circuit configuration controls
A0700090	<u>AUX CON4</u>	16	<b>Auxadc Control Register 4</b> Set this register for PMU charger circuit configuration controls
A0700094	<u>AUX CON5</u>	16	<b>Auxadc Control Register 5</b> Set this register for PMU charger circuit configuration controls
A0700098	<u>AUX CON6</u>	16	<b>Auxadc Control Register 6</b> Set this register for PMU charger circuit configuration controls
A07000C0	<u>LDO CON0</u>	16	<b>LDO Control Register 0</b> Set this register for PMU LDO circuit configuration controls
A0700100	<u>VRF CON0</u>	16	<b>VRF LDO Control Register 0</b> Set this register for PMU VRF LDO circuit configuration controls
A0700104	<u>VRF CON1</u>	16	<b>VRF LDO Control Register 1</b> Set this register for PMU VRF LDO circuit configuration controls
A0700120	<u>VA CON0</u>	16	<b>VA LDO Control Register 0</b> Set this register for PMU VA LDO circuit configuration controls
A0700124	<u>VA CON1</u>	16	<b>VA LDO Control Register 1</b> Set this register for PMU VA LDO circuit configuration controls
A0700130	<u>VCAMA CON0</u>	16	<b>VCAMA LDO Control Register 0</b> Set this register for PMU VCAMA LDO circuit configuration controls
A0700134	<u>VCAMA CON1</u>	16	<b>VCAMA LDO Control Register 1</b> Set this register for PMU VCAMA LDO circuit configuration controls
A0700150	<u>VIO28 CON0</u>	16	<b>VIO28 LDO Control Register 0</b> Set this register for PMU VIO28 LDO circuit configuration controls
A0700154	<u>VIO28 CON1</u>	16	<b>VIO28 LDO Control Register 1</b> Set this register for PMU VIO28 LDO circuit configuration controls
A0700160	<u>VUSB CON0</u>	16	<b>VUSB LDO Control Register 0</b> Set this register for PMU VUSB LDO circuit configuration controls
A0700164	<u>VUSB CON1</u>	16	<b>VUSB LDO Control Register 1</b> Set this register for PMU VUSB LDO circuit configuration controls
A0700180	<u>VSIM1 CON0</u>	16	<b>VSIM1 LDO Control Register 0</b> Set this register for PMU VSIM1 LDO circuit configuration controls
A0700184	<u>VSIM1 CON1</u>	16	<b>VSIM1 LDO Control Register 1</b> Set this register for PMU VSIM1 LDO circuit configuration controls
A0700188	<u>VSIM1 CON2</u>	16	<b>VSIM1 LDO Control Register 2</b> Set this register for PMU VSIM1 LDO circuit configuration controls
A0700190	<u>VSIM2 CON0</u>	16	<b>VSIM2 LDO Control Register 0</b> Set this register for PMU VSIM2 LDO circuit configuration controls
A0700194	<u>VSIM2 CON1</u>	16	<b>VSIM2 LDO Control Register 1</b> Set this register for PMU VSIM2 LDO circuit configuration controls
A0700198	<u>VSIM2 CON2</u>	16	<b>VSIM2 LDO Control Register 2</b> Set this register for PMU VSIM2 LDO circuit configuration controls
A07001A0	<u>VRTC CON0</u>	16	<b>VRTC LDO Control Register 0</b> Set this register for PMU VRTC LDO circuit configuration controls
A07001B0	<u>VIBR CON0</u>	16	<b>VIBR LDO Control Register 0</b> Set this register for PMU VIBR LDO circuit configuration controls
A07001B4	<u>VIBR CON1</u>	16	<b>VIBR LDO Control Register 1</b> Set this register for PMU VIBR LDO circuit configuration controls

A07001C0	<b><u>VMC CON0</u></b>	16	<b>VMC LDO Control Register 0</b> Set this register for PMU VMC LDO circuit configuration controls
A07001C4	<b><u>VMC CON1</u></b>	16	<b>VMC LDO Control Register 1</b> Set this register for PMU VMC LDO circuit configuration controls
A07001D0	<b><u>VSF CON0</u></b>	16	<b>VSF LDO Control Register 0</b> Set this register for PMU VSF LDO circuit configuration controls
A07001D4	<b><u>VSF CON1</u></b>	16	<b>VSF LDO Control Register 1</b> Set this register for PMU VSF LDO circuit configuration controls
A0700200	<b><u>VIO18 CON0</u></b>	16	<b>VIO18 LDO Control Register 0</b> Set this register for PMU VIO18 LDO circuit configuration controls
A0700204	<b><u>VIO18 CON1</u></b>	16	<b>VIO18 LDO Control Register 1</b> Set this register for PMU VIO18 LDO circuit configuration controls
A0700230	<b><u>VCORE CON0</u></b>	16	<b>VCORE LDO Control Register 0</b> Set this register for PMU VCORE LDO circuit configuration controls
A0700234	<b><u>VCORE CON1</u></b>	16	<b>VCORE LDO Control Register 1</b> Set this register for PMU VCORE LDO circuit configuration controls
A070023C	<b><u>VCORE CON3</u></b>	16	<b>VCORE LDO Control Register 3</b> Set this register for PMU VCORE LDO circuit configuration controls
A0700A00	<b><u>CHR CON0</u></b>	16	<b>Charger Control Register 0</b> Set this register for PMU charger circuit configuration controls
A0700A04	<b><u>CHR CON1</u></b>	16	<b>Charger Control Register 1</b> Set this register for PMU charger circuit configuration controls
A0700A08	<b><u>CHR CON2</u></b>	16	<b>Charger Control Register 2</b> Set this register for PMU charger circuit configuration controls
A0700A10	<b><u>CHR CON4</u></b>	16	<b>Charger Control Register 4</b> Set this register for PMU charger circuit configuration controls
A0700A14	<b><u>CHR CON5</u></b>	16	<b>Charger Control Register 5</b> Set this register for PMU charger circuit configuration controls
A0700A20	<b><u>CHR CON8</u></b>	16	<b>Charger Control Register 8</b> Set this register for PMU charger circuit configuration controls
A0700A24	<b><u>CHR CON9</u></b>	16	<b>Charger Control Register 9</b> Set this register for PMU charger circuit configuration controls
A0700A28	<b><u>CHR CON10</u></b>	16	<b>Charger Control Register 10</b> Set this register for PMU charger circuit configuration controls
A0700A30	<b><u>CHR CON12</u></b>	16	<b>Charger Control Register 12</b> Set this register for PMU charger circuit configuration controls
A0700A38	<b><u>CHR CON14</u></b>	16	<b>Charger Control Register 14</b> Set this register for PMU charger circuit configuration controls
A0700C00	<b><u>ISINKS CON0</u></b>	16	<b>ISINKS Control Register 0</b> Set this register for PMU ISINKS circuit configuration controls
A0700C10	<b><u>ISINK0 CON0</u></b>	16	<b>ISINK0 Control Register 0</b> Set this register for PMU ISINK0 circuit configuration controls
A0700C20	<b><u>ISINK1 CON0</u></b>	16	<b>ISINK1 Control Register 0</b> Set this register for PMU ISINK1 circuit configuration controls
A0700C80	<b><u>KPLED CON0</u></b>	16	<b>KPLED Control Register 0</b> Set this register for PMU KPLED circuit configuration controls
A0700D00	<b><u>SPK CON0</u></b>	16	<b>SPK Control Register 0</b> Set this register for PMU SPK circuit configuration controls
A0700D0C	<b><u>SPK CON3</u></b>	16	<b>SPK Control Register 3</b> Set this register for PMU SPK circuit configuration controls

A0700D1C	<u>SPK CON7</u>	16	<b>SPK Control Register 7</b> Set this register for PMU SPK circuit configuration controls
A0700D20	<u>SPK CON8</u>	16	<b>SPK Control Register 8</b> Set this register for PMU SPK circuit configuration controls
A0700D28	<u>VSBST CON0</u>	16	<b>Boost Control Register 0</b>
A0700D30	<u>VSBST CON2</u>	16	<b>Boost Control Register 2</b> Set this register for PMU boost circuit configuration controls
A0700D34	<u>VSBST CON3</u>	16	<b>Boost Control Register 3</b> Set this register for PMU boost circuit configuration controls
A0700D38	<u>VSBST CON4</u>	16	<b>Boost Control Register 4</b> Set this register for PMU boost circuit configuration controls
A0700D40	<u>VSBST CON6</u>	16	<b>Boost Control Register 6</b> Set this register for PMU boost circuit configuration controls
A0700E20	<u>OC CON8</u>	16	<b>Over-Current Control Register 8</b> Set this register for PMU over-current circuit configuration controls
A0700E24	<u>OC CON9</u>	16	<b>Over-Current Control Register 9</b> Set this register for PMU over-current circuit configuration controls
A0700E2C	<u>OC CON11</u>	16	<b>Over-Current Control Register 11</b> Set this register for PMU over-current circuit configuration controls
A0700F04	<u>TEST CON1</u>	16	<b>PMU TEST Control Register 1</b> Set this register for PMU TEST circuit configuration controls

## 2.6.6.1 LDO

 A07000C0 LDO CON0 LDO Control Register 0 0801 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																CCI_S RCLK EN
Type																RW
Reset																1

Bit(s)	Mnemonic	Name	Description
0	CCI_SRCLK	CCI_SRCLKEN	Sleep-mode control in A_FUNC_MODE. Please program it to 0 after power-up when chip is not in A_FUNC_MODE to enable hardware sleep-mode control, otherwise it will be forced as normal mode. 0: Analog sleep-mode is controlled by digital hardware sleep-mode control 1: Force analog not go to sleep-mode

 A0700100 VRF CON0 VRF LDO Control Register 0 8403 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	QI_VR F_ST ATUS					RG_V RF_N DIS_E N									VRF_ON_S EL	RG_V RF_E N
Type	RO					RW									RW	RW
Reset	1					1									1	1

Bit(s)	Mnemonic	Name	Description
15	QI_VRF_ST	QI_VRF_STATUS	<b>LDO on/off status</b> ATUS 0: off 1: on
10	RG_VRF_N	RG_VRF_NDIS_EN	<b>Vrf output power down Enable</b> DIS_EN 1'b0: disable output powerdown 1'b1: enable output powerdown
1	VRF_ON_SE	VRF_ON_SEL	<b>Selects VRF LDO enable control path</b> L 0: Enable with EXT_SRCLKENA or BT_SRCLKENA or TOPSM_SRCLKENA 1: Enable with RG_VMC_EN
0	RG_VRF_ENRG	VRF_EN	<b>Vrf Enable</b> 1'b0: disable 1'b1: enable

A0700104 <u>VRF CON1</u> VRF LDO Control Register 1    0000																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									<b>RG_VRF_CAL</b>							
Type									<b>RW</b>							
Reset									0	0	0	0				

Bit(s)	Mnemonic	Name	Description
7:4	RG_VRF_C	RG_VRF_CAL	<b>VRF Voltage Calibration</b> AL (4'b0000: 0 mV) 4'b0000: 0 mV 4'b0001: +25 mV 4'b0010: +50 mV 4'b0011: +75 mV 4'b0100: +100 mV 4'b0101: +125 mV 4'b0110: +150 mV 4'b0111: +175 mV 4'b1000: -200 mV 4'b1001: -175 mV 4'b1010: -150 mV 4'b1011: -125 mV 4'b1100: -100 mV 4'b1101: -75 mV 4'b1110: -50 mV 4'b1111: -25 mV

A0700120 <u>VA CON0</u> VA LDO Control Register 0    8401																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	QI_VA_STA	TUS				RG_VA_NDI										RG_VA_EN
Type	RO					RW										RW
Reset	1					1										1

Bit(s)	Mnemonic	Name	Description
15	QI_VA_STA	QI_VA_STATUS	<b>LDO on/off status</b> TUS 0: off

Bit(s)	Mnemonic	Name	Description
10	RG_VA_NDI_S_EN	RG_VA_NDIS_EN	1: on <b>VA output power down Enable</b> 1'b0: disable output powerdown 1'b1: enable output powerdown (analog LDO)
0	RG_VA_EN	RG_VA_EN	<b>VA enable for testing</b> 1'b0: disable 1'b1: enable(analog LDO)

A0700124 VA_CON1 VA LDO Control Register 1 0000																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									<b>RG_VA_CAL</b>							
Type									RW							
Reset									0	0	0	0				

Bit(s)	Mnemonic	Name	Description
7:4	RG_VA_CA_L	RG_VA_CAL	<b>VA Voltage Calibration</b> (4'b0000: 0 mV) 4'b0000: 0 mV 4'b0001: +25 mV 4'b0010: +50 mV 4'b0011: +75 mV 4'b0100: +100 mV 4'b0101: +125 mV 4'b0110: +150 mV 4'b0111: +175 mV 4'b1000: -200 mV 4'b1001: -175 mV 4'b1010: -150 mV 4'b1011: -125 mV 4'b1100: -100 mV 4'b1101: -75 mV 4'b1110: -50 mV 4'b1111: -25 mV

A0700130 VCAMA_CON0 VCAMA LDO Control Register 0 0412																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	QI_VCAMA_STATUS					RG_VCAMANDIS_EN									VCAMA_ON_SEL	RG_VCAMANSEL_EN
Type	RO					RW									RW	RW
Reset	0					1									1	0

Bit(s)	Mnemonic	Name	Description
15	QI_VCAMA_QI_VCAMA_STATUS	LDO on/off status	0: off 1: on
10	RG_VCAMANDIS_EN	<b>Vcama output power down Enable</b>	1'b0: disable output powerdown 1'b1: enable output powerdown
1	VCAMA_ON_SEL	<b>Selects VCAMA LDO enable control path</b>	0: Enable with EXT_SRCLKENA or BT_SRCLKENA or

Bit(s)	Mnemonic	Name	Description
		TOPSM_SRCLKENA	
0	RG_VCAMA_EN	RG_VCAMA_EN	1: Enable with RG_VCAMA_EN 1'b0: disable 1'b1: enable

 A0700134 VCAMA\_CON1 VCAMA LDO Control Register 1 0000 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									RG_VCAMA_CAL							
Type									RW							
Reset									0	0	0	0				

Bit(s)	Mnemonic	Name	Description
7:4	RG_VCAMA_CAL	RG_VCAMA_CAL	VCAMA Voltage Calibration (4'b0000: 0 mV) 4'b0000: 0 mV 4'b0001: +25 mV 4'b0010: +50 mV 4'b0011: +75 mV 4'b0100: +100 mV 4'b0101: +125 mV 4'b0110: +150 mV 4'b0111: +175 mV 4'b1000: -200 mV 4'b1001: -175 mV 4'b1010: -150 mV 4'b1011: -125 mV 4'b1100: -100 mV 4'b1101: -75 mV 4'b1110: -50 mV 4'b1111: -25 mV

 A0700150 VIO28\_CON0 VIO28 LDO Control Register 0 8401 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	QI_VI_O28_STATUS					RG_VI_O28_NDIS_EN										RG_VI_O28_EN
Type	RO					RW										RW
Reset	1					1										1

Bit(s)	Mnemonic	Name	Description
15	QI_VIO28_STATUS	QI_VIO28_STATUS	LDO on/off status 0: off 1: on
10	RG_VIO28_NDIS_EN	RG_VIO28_NDIS_EN	VIO28 POWER DOWN NMOS Enable 1'b0: disable 1'b1: enable
0	RG_VIO28_EN	RG_VIO28_EN	VIO28 enable for testing 1'b0: disable 1'b1: enable(analog LDO)

A0700154 VIO28 CON1 VIO28 LDO Control Register 1 

0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_VIO28_CAL															
Type	RW															
Reset	0	0	0	0												

Bit(s)	Mnemonic	Name	Description
7:4	RG_VIO28_	RG_VIO28_CAL	VIO28 Voltage Calibration
	CAL		4'b0000: 0 mV
			4'b0001: +20 mV
			4'b0010: +40 mV
			4'b0011: +60 mV
			4'b0100: +80 mV
			4'b0101: +100 mV
			4'b0110: +120 mV
			4'b0111: +140 mV
			4'b1000: -160 mV
			4'b1001: -140 mV
			4'b1010: -120 mV
			4'b1011: -100 mV
			4'b1100: -80 mV
			4'b1101: -60 mV
			4'b1110: -40 mV
			4'b1111: -20 mV

 A0700160 VUSB CON0 VUSB LDO Control Register 0 

8401

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	QI_VU SB_S TATU S					RG_V USB_										RG_V USB_
Type	RO					RW										RW
Reset	1					1										1

Bit(s)	Mnemonic	Name	Description
15	QI_VUSB_S	QI_VUSB_STATUS	LDO on/off status
	TATUS		0: off 1: on
10	RG_VUSB_	RG_VUSB_NDIS_E	VUSB POWER DOWN NMOS Enable
	NDIS_EN	N	1'b0: disable 1'b1: enable
0	RG_VUSB_	RG_VUSB_EN	Vusb enable for testing
	EN		1'b0: disable 1'b1: enable

 A0700164 VUSB CON1 VUSB LDO Control Register 1 

0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_VUSB_CAL															
Type	RW															
Reset	0	0	0	0												

Bit(s)	Mnemonic	Name	Description

Bit(s)	Mnemonic	Name	Description
7:4	RG_VUSB_CAL	RG_VUSB_CAL	<b>VUSB Voltage Calibration</b> 4'b0000: 0 mV 4'b0001: +20 mV 4'b0010: +40 mV 4'b0011: +60 mV 4'b0100: +80 mV 4'b0101: +100 mV 4'b0110: +120 mV 4'b0111: +140 mV 4'b1000: -160 mV 4'b1001: -140 mV 4'b1010: -120 mV 4'b1011: -100 mV 4'b1100: -80 mV 4'b1101: -60 mV 4'b1110: -40 mV 4'b1111: -20 mV

A0700050 APB_CON0 APB Control Register 0 2200																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				CCI_C2A_SI				CCI_C2A_SI								
Type				M2_V_OSEL				M1_V_OSEL								
Reset				RW				RW								

Bit(s)	Mnemonic	Name	Description
12	CCI_C2A_SI	CCI_C2A_SIM2_V_M2_VOSEL_OSEL	<b>VSIM2 voltage selection.</b> If SIM2 is enable by SIMLS in normal mode, then this bit can select VSIM2 voltage. 1'b0: 1.8V (VSIM2_VOSEL = 3'b010) 1'b1: 3.0V (VSIM2_VOSEL = 3'b101) NOTE: this bit works at VSIM2_GPLDO_EN (@VSIM2_CON2) = 0
8	CCI_C2A_SI	CCI_C2A_SIM1_V_M1_VOSEL_OSEL	<b>VSIM1 voltage selection.</b> If SIM1 is enable by SIMLS in normal mode, then this bit can select VSIM1 voltage. 1'b0: 1.8V (VSIM1_VOSEL = 1'b0) 1'b1: 3.0V (VSIM1_VOSEL = 1'b1) NOTE: this bit works at VSIM_GPLDO_EN (@VSIM_CON2) = 0

A0700180 VSIM1_CON0 VSIM1 LDO Control Register 0 0400																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	QI_VSIM1_STATUS					RG_VSIM1_NDIS_EN						RG_VSIM1_VOSEL				RG_VSIM1_EN
Type	RO					RW						RW				RW
Reset	0					1						0				0

Bit(s)	Mnemonic	Name	Description
15	QI_VSIM1_STATUS	RG_VSIM1_NDIS_EN	<b>LDO on/off status</b> 0: off 1: on
10	RG_VSIM1_NDIS_EN		<b>VSIM1 POWER DOWN NMOS Enable</b> 1'b0: disable

Bit(s)	Mnemonic	Name	Description
4	RG_VSIM1_ VOSEL	VSIM1 Output Voltage Selection Signal VOSEL	1'b1: enable 1'b0: 1.8 1'b1: 3.0
0	RG_VSIM1_ EN	VSIM1 Enable EN	1'b0: disable 1'b1: enable

NOTE: RG\_VSIM1\_VOSEL works at VSIM1\_GPLDO\_EN (@VSIM1\_CON2) = 1 or a\_func\_mode or acd\_mode

A0700184 VSIM1 CON1 VSIM1 LDO Control Register 1 0000																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									RG_VSIM1_CAL							
Type									RW							
Reset									0	0	0	0				

Bit(s)	Mnemonic	Name	Description
7:4	RG_VSIM1_ CAL	VSIM1 Voltage Calibration CAL	4'b0000: 0 mV 4'b0001: +20 mV 4'b0010: +40 mV 4'b0011: +60 mV 4'b0100: +80 mV 4'b0101: +100 mV 4'b0110: +120 mV 4'b0111: +140 mV 4'b1000: -160 mV 4'b1001: -140 mV 4'b1010: -120 mV 4'b1011: -100 mV 4'b1100: -80 mV 4'b1101: -60 mV 4'b1110: -40 mV 4'b1111: -20 mV

A0700188 VSIM1 CON2 VSIM1 LDO Control Register 2 0000																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															VSIM1_GPLDO_EN	
Type															RW	
Reset															0	

Bit(s)	Mnemonic	Name	Description
1	VSIM1_GPLDO_EN	VSIM1_GPLDO_EN	The control selection of SIM1 enable & voltage, which is controlled by SIM1 controller circuit or SIM1_CON0 0: SIM1 is controlled by SIM1 controller 1: SIM1 is controlled by VSIM1_CON0 NOTE: voltage selection register of SIM1 controller is CCI_C2A_SIM1_VOSEL (@APB_CON0)

## A0700190 VSIM2\_CON0 VSIM2 LDO Control Register 0 0400

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	QI_VSIM2_STATUS					RG_VSIM2_NDIS_EN					RG_VSIM2_VOSEL					RG_VSIM2_EN
Type	RO					RW					RW					RW
Reset	0					1					0					0

Bit(s)	Mnemonic	Name	Description
15	QI_VSIM2_STATUS	QI_VSIM2_STATUS	LDO on/off status 0: off 1: on
10	RG_VSIM2_NDIS_EN	RG_VSIM2_NDIS_EN	VSIM2 POWER DOWN NMOS Enable 1'b0: disable 1'b1: enable
4	RG_VSIM2_VOSEL	RG_VSIM2_VOSEL	VSIM2 Output Voltage Selection Signal 1'b0: 1.8V 1'b1: 3.0V
0	RG_VSIM2_EN	RG_VSIM2_EN	VSIM2 Enable 1'b0: disable 1'b1: enable

NOTE: RG\_VSIM2\_VOSEL works at VSIM2\_GPLDO\_EN (@VSIM2\_CON2) = 1 or a\_func\_mode or acd\_mode

## A0700194 VSIM2\_CON1 VSIM2 LDO Control Register 1 0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											RG_VSIM2_CAL					
Type											RW					
Reset											0	0	0	0		

Bit(s)	Mnemonic	Name	Description
7:4	RG_VSIM2_CAL	RG_VSIM2_CAL	VSIM2 Voltage Calibration 4'b0000: 0 mV 4'b0001: +20 mV 4'b0010: +40 mV 4'b0011: +60 mV 4'b0100: +80 mV 4'b0101: +100 mV 4'b0110: +120 mV 4'b0111: +140 mV 4'b1000: -160 mV 4'b1001: -140 mV 4'b1010: -120 mV 4'b1011: -100 mV 4'b1100: -80 mV 4'b1101: -60 mV 4'b1110: -40 mV 4'b1111: -20 mV

## A0700198 VSIM2\_CON2 VSIM2 LDO Control Register 2 0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																VSIM2_GPLDO_E

Type													N
Reset													RW 0

Bit(s)	Mnemonic	Name	Description
1	VSIM2_GPL	VSIM2_GPLDO_EN	The control selection of SIM2 enable & voltage, which is controlled by SIM2 controller circuit or SIM2_CON0 0: SIM2 is controlled by SIM2 controller 1: SIM2 is controlled by VSIM2_CON0 NOTE: voltage selection register of SIM2 controller is CCI_C2A_SIM2_VOSEL (@APB_CON0)

## A07001A0    VRTC CON0    VRTC LDO Control Register 0    0001

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												RG_V			RG_V	
Type												RTC_VOSEL			RTC_EN	
Reset												0			1	

Bit(s)	Mnemonic	Name	Description
4	RG_VRTC_VRG_VRTC_VOSEL	VRTC Output Voltage Selection Signal OSEL	VRtc Output Voltage Selection Signal 1'b0: 2.8V 1'b1: 3.3V
0	RG_VRTC_ERG_VRTC_EN	Vrtc enable for testing N	Vrtc enable for testing 1'b0: disable 1'b1: enable

## A07001B0    VIBR CON0    VIBR LDO Control Register 0    0422

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	QI_VI	BR_S	TATU_S			RG_VI					RG_VIBR_V			VIBR_ON_SEL	RG_VI	
Type	RO					RW					RW			RW	RW	
Reset	0					1					1	0		1	0	

Bit(s)	Mnemonic	Name	Description
15	QI_VIBR_ST	QI_VIBR_STATUS	LDO on/off status 0: off 1: on
10	RG_VIBR_N	RG_VIBR_NDIS_EN	VIBR POWER DOWN NMOS Enable 1'b0: disable 1'b1: enable
5:4	RG_VIBR_V	RG_VIBR_VOSEL	VIBR output selection signal 2'b00: 1.8 V 2'b01: no use 2'b10: 2.8 V 2'b11: 3.0 V
1	VIBR_ON_S	VIBR_ON_SEL	Selects VIBR LDO enable control path 0: Enable with EXT_SRCLKENA or BT_SRCLKENA or

Bit(s)	Mnemonic	Name	Description
		TOPSM_SRCLKENA	
0	RG_VIBR_E	RG_VIBR_EN	1: Enable with RG_VIBR_EN N 1'b0: disable 1'b1: enable

 A07001B4 VIBR\_CON1 VIBR LDO Control Register 1 0000 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset													0	0	0	0

Bit(s)	Mnemonic	Name	Description
7:4	RG_VIBR_C	RG_VIBR_CAL	<b>VIBR Voltage Calibration</b>
	AL		4'b0000: 0 mV 4'b0001: +20 mV 4'b0010: +40 mV 4'b0011: +60 mV 4'b0100: +80 mV 4'b0101: +100 mV 4'b0110: +120 mV 4'b0111: +140 mV 4'b1000: -160 mV 4'b1001: -140 mV 4'b1010: -120 mV 4'b1011: -100 mV 4'b1100: -80 mV 4'b1101: -60 mV 4'b1110: -40 mV 4'b1111: -20 mV

 A07001C0 VMC\_CON0 VMC LDO Control Register 0 8442 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	QI_VMC_ST					RG_VMC_N									VMC_ON_S	RG_VMC_E
Type	RO					DIS_EN									RW	RW
Reset	1					1						1	0	0	1	0

Bit(s)	Mnemonic	Name	Description
15	QI_VMC_ST	QI_VMC_STATUS	<b>LDO on/off status</b> ATUS 0: off 1: on
10	RG_VMC_N	RG_VMC_NDIS_E	<b>VMC POWER DOWN NMOS Enable</b> DIS_EN 1'b0: disable 1'b1: enable
6:4	RG_VMC_V	RG_VMC_VOSEL	<b>VMC output selection signal</b> OSEL 3'b000: 1.8V 3'b001: no use 3'b010: 2.8V 3'b011: 3.0V 3'b100: 3.3V

Bit(s)	Mnemonic	Name	Description
			3'b101: no use 3'b110: no use 3'b111: no use
1	VMC_ON_S	VMC_ON_SEL_E	<b>Selects VMC LDO enable control path</b> 0: Enable with EXT_SRCLKENA or BT_SRCLKENA or TOPSM_SRCLKENA 1: Enable with RG_VMC_EN
0	RG_VMC_E	RG_VMC_EN_N	<b>VMC Enable</b> 1'b0: disable 1'b1: enable

 A07001C4 VMC\_CON1 VMC LDO Control Register 1 0000 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_VMC_CAL															
Type	RW															
Reset									0	0	0	0				

Bit(s)	Mnemonic	Name	Description
7:4	RG_VMC_C	RG_VMC_CAL_AL	<b>VMC Voltage Calibration</b> 4'b0000: 0 mV 4'b0001: +20 mV 4'b0010: +40 mV 4'b0011: +60 mV 4'b0100: +80 mV 4'b0101: +100 mV 4'b0110: +120 mV 4'b0111: +140 mV 4'b1000: -160 mV 4'b1001: -140 mV 4'b1010: -120 mV 4'b1011: -100 mV 4'b1100: -80 mV 4'b1101: -60 mV 4'b1110: -40 mV 4'b1111: -20 mV

 A07001D0 VSF\_CON0 VSF LDO Control Register 0 8431 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	QI_VS_F_ST_ATUS					RG_VSF_N_DIS_E_N										RG_VSF_E_N
Type	RO					RW										RW
Reset	1					1							0	1	1	1

Bit(s)	Mnemonic	Name	Description
15	QI_VSF_ST_ATUS	QI_VSF_STATUS	<b>LDO on/off status</b> 0: off 1: on
10	RG_VSF_NDRG_VSF_NDIS_EN_IS_EN	VSF POWER DOWN NMOS Enable	1'b0: disable 1'b1: enable
6:4	RG_VSF_VORG_VSF_VOSEL	VSF output selection signal	

Bit(s)	Mnemonic	Name	Description
	<b>SEL</b>		3'b000: no use 3'b001: 1.86V 3'b010: 2.8V 3'b011: 3.0V 3'b100: 3.3V 3'b101: no use 3'b110: no use 3'b111: no use
0	<b>RG_VSF_EN</b>	<b>RG_VSF_EN</b>	<b>VSF enable for testing</b> 1'b0: disable 1'b1: enable

NOTE: RG\_VSF\_VOSEL works at VSF\_VOSEL\_SEL (@VSF\_CON3) = 1

A07001D4 <u>VSF CON1</u> VSF LDO Control Register 1 0000																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>									<b>RG_VSF_CAL</b>							
<b>Type</b>									RW							
<b>Reset</b>									0	0	0	0				

Bit(s)	Mnemonic	Name	Description
7:4	<b>RG_VSF_CARG_VSF_CAL_L</b>	<b>VSF Voltage Calibration</b>	4'b0000: 0 mV 4'b0001: +20 mV 4'b0010: +40 mV 4'b0011: +60 mV 4'b0100: +80 mV 4'b0101: +100 mV 4'b0110: +120 mV 4'b0111: +140 mV 4'b1000: -160 mV 4'b1001: -140 mV 4'b1010: -120 mV 4'b1011: -100 mV 4'b1100: -80 mV 4'b1101: -60 mV 4'b1110: -40 mV 4'b1111: -20 mV

A0700200 <u>VIO18 CON0</u> VIO18 LDO Control Register 0 8401																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	QI_VI_O18_S	TATU_S				<b>RG_VI_O18_N</b>										<b>RG_VI_O18_E_N</b>
<b>Type</b>	RO					RW										RW
<b>Reset</b>	1					1										1

Bit(s)	Mnemonic	Name	Description
15	<b>QI_VIO18_S</b>	<b>QI_VIO18_STATUS</b>	<b>LDO on/off status</b> 0: off 1: on
10	<b>RG_VIO18_NDIS_EN</b>		<b>VIO18 output power down Enable</b> 1'b0: disable output powerdown 1'b1: enable output powerdown (analog LDO)

Bit(s)	Mnemonic	Name	Description
0	RG_VIO18_EN	RG_VIO18_EN	VIO18 enable for testing 1'b0: disable 1'b1: enable(analog LDO)

 A0700204 VIO18\_CON1 VIO18 LDO Control Register 1 0000 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									RG_VIO18_CAL							
Type									RW							
Reset									0	0	0	0				

Bit(s)	Mnemonic	Name	Description
7:4	RG_VIO18_CAL	RG_VIO18_CAL	VIO18 Voltage Calibration 4'b0000: 0 mV 4'b0001: +20 mV 4'b0010: +40 mV 4'b0011: +60 mV 4'b0100: +80 mV 4'b0101: +100 mV 4'b0110: +120 mV 4'b0111: +140 mV 4'b1000: -160 mV 4'b1001: -140 mV 4'b1010: -120 mV 4'b1011: -100 mV 4'b1100: -80 mV 4'b1101: -60 mV 4'b1110: -40 mV 4'b1111: -20 mV

 A0700230 VCORE\_CON0 VCORE LDO Control Register 0 8481 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	QI_VCORE_STATUS	VCORE_OC_FLAG				RG_VCORE_NDIS_EN										RG_VCORE_EN
Type	RO	RO				RW						RW				RW
Reset	1	0				1		0	1	0	0	0				1

Bit(s)	Mnemonic	Name	Description
15	QI_VCORE_STATUS	QI_VCORE_STATUS	LDO on/off status 0: off 1: on
14	VCORE_OC_FLAG	VCORE_OC_FLAG	Informs some VCORE over current statuses have been asserted. 0: No over current status 1: Some over current status
10	RG_VCORE_NDIS_EN	RG_VCORE_NDIS_EN	VCORE POWER DOWN NMOS Enable 1'b0: disable 1'b1: enable
8:4	RG_VCORE_VOSEL_L	RG_VCORE_VOSEL_L	VCORE output selection signal (5'b01000:1.3V) 5'b00000: 1.1 V 5'b00001: 1.125 V

Bit(s)	Mnemonic	Name	Description
		5'b00010: 1.15 V	
		5'b00011: 1.175 V	
		5'b00100: 1.2 V	
		5'b00101: 1.225 V	
		5'b00110: 1.25 V	
		5'b00111: 1.275 V	
		5'b01000: 1.3 V	
		5'b01001: 1.325 V	
		5'b01010: 1.35 V	
		5'b01011: 1.375 V	
		5'b01100: 1.4 V	
		5'b01101: 1.425 V	
		5'b01110: 1.45 V	
		5'b01111: 1.475 V	
		5'b10000: 0.7 V	
		5'b10001: 0.725 V	
		5'b10010: 0.75 V	
		5'b10011: 0.775 V	
		5'b10100: 0.8 V	
		5'b10101: 0.825 V	
		5'b10110: 0.85 V	
		5'b10111: 0.875 V	
		5'b11000: 0.9 V	
		5'b11001: 0.925 V	
		5'b11010: 0.95 V	
		5'b11011: 0.975 V	
		5'b11100: 1 V	
		5'b11101: 1.025 V	
		5'b11110: 1.05 V	
		5'b11111: 1.075 V	
0	RG_VCORE	RG_VCORE_EN	Vcore enable for testing
	_EN		1'b0: disable 1'b1: enable

A0700234 VCORE CON1 VCORE LDO Control Register 1 0000																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_VCORE_CAL															
Type	RW															
Reset								0	0	0	0					

Bit(s)	Mnemonic	Name	Description
7:4	RG_VCORE	RG_VCORE_CAL	VCORE Voltage Calibration
	_CAL		

A070023C VCORE CON3 VCORE LDO Control Register 3 0080																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	VCORE_VOSEL_SLEEP															
Type	RW															
Reset								0	1	0	0	0				

Bit(s)	Mnemonic	Name	Description
8:4	VCORE_VO	VCORE_VOSEL_S	VCORE output selection signal in sleep mode
	SEL_SLEEP	LEEP	(5'b01000:1.3V) 5'b00000: 1.1 V

Bit(s)	Mnemonic	Name	Description
			5'b00001: 1.125 V
			5'b00010: 1.15 V
			5'b00011: 1.175 V
			5'b00100: 1.2 V
			5'b00101: 1.225 V
			5'b00110: 1.25 V
			5'b00111: 1.275 V
			5'b01000: 1.3 V
			5'b01001: 1.325 V
			5'b01010: 1.35 V
			5'b01011: 1.375 V
			5'b01100: 1.4 V
			5'b01101: 1.425 V
			5'b01110: 1.45 V
			5'b01111: 1.475 V
			5'b10000: 0.7 V
			5'b10001: 0.725 V
			5'b10010: 0.75 V
			5'b10011: 0.775 V
			5'b10100: 0.8 V
			5'b10101: 0.825 V
			5'b10110: 0.85 V
			5'b10111: 0.875 V
			5'b11000: 0.9 V
			5'b11001: 0.925 V
			5'b11010: 0.95 V
			5'b11011: 0.975 V
			5'b11100: 1 V
			5'b11101: 1.025 V
			5'b11110: 1.05 V
			5'b11111: 1.075 V

## 2.6.6.2 Voltage Boost

A0700D28 VSBST CON0 Boost Control Register 0

C640

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						VSBST_VIO28_PG_STATUSTUS					NI_VSBST_SSBBP				RG_VSBST_BP	QI_VSBST_EN
Type						RO					RW				RW	RW
Reset						1					0				0	0

Bit(s)	Mnemonic	Name	Description
10	VSBST_VIO 28_PG_STA_TUS	VSBST_VIO28_PG	Monitor flag of QI_VIO28_PG_STATUS
5	NI_VSBST_SSBBP	NI_VSBST_SSBBP	Bypass enable 0: disable 1: enable
1	RG_VSBST_BP	RG_VSBST_BP	Bypass mode pre-set 0: disable

Bit(s)	Mnemonic	Name	Description
0	QI_VSBST_EN	QI_VSBST_EN	1: enable 0: disable
			1: enable

 A0700D30 VSBST\_CON2 Boost Control Register 2 0000 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			RG_VSBST_SLEW	RG_VSBST_SLEW_NMOS												
Type			RW	RW												
Reset			0	0	0	0										

Bit(s)	Mnemonic	Name	Description
13:12	RG_VSBST_RG_VSBST_SLEW	RG_VSBST_RG_VSBST_SLEW	igate slew rate control (default:00) 00: 1.0X 01: 3/4X 10: 2/4X 11: 1/4x
11:10	RG_VSBST_RG_VSBST_SLEW	RG_VSBST_RG_VSBST_SLEW_NMOS	igate slew rate control (default:00) 00: 1.0X 01: 3/4X 10: 2/4X 11: 1/4x

 A0700D34 VSBST\_CON3 Boost Control Register 3 0000 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_VSBST_VOSEL[1:0]															
Type	RW															
Reset	0	0														

Bit(s)	Mnemonic	Name	Description
15:14	RG_VSBST_RG_VSBST_VOSEL	RG_VSBST_RG_VSBST_VOSEL[1:0]	output selection 00: 5.3V 01: 5.25V 10: 5.2V 11: 5.35V

 A0700D38 VSBST\_CON4 Boost Control Register 4 0012 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	QI_VS_BST_OC_S_TATUS						QI_VS_BST_PG_S_TATUS									RG_VSBST_OVP_ENB
Type	RO						RO									RW
Reset	0						0									0

Bit(s)	Mnemonic	Name	Description
14	QI_VSBST_OC_STATUS	QI_VSBST_OC_ST	OC STATUS
	OC_STATUS	ATUS	H: OC

Bit(s)	Mnemonic	Name	Description
	S		L: normal operation
9	QI_VSBST_QI_VSBST_PG_ST	PG	H: power good (VBST ready) L: power not ready (VBST not ready)
0	RG_VSBST_RG_VSBST_OVP_OVP_ENB	OVP function enable: ENB	0: enable 1: disable

 A0700D40 VSBST\_CON6 Boost Control Register 6 400D 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					VSBS T_OC _FLA G											
Type					RO											
Reset					0											

Bit(s)	Mnemonic	Name	Description
11	VSBST_OC_VSBST_OC_FLAG	FLAG	Informs some BOOST over current statuses have been asserted. 0: No over current status 1: Some over current status

## 2.6.6.3 ISINK and KPLED Switches

 A0700C00 ISINKS\_CON0 ISINKS Control Register 0 00A0 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																ISINK S_MO DE
Type																RW
Reset																0

Bit(s)	Mnemonic	Name	Description
0	ISINKS_MO	ISINKS_MODE_DE	ISINK0 and ISINK1 control mode select 0: PWM mode, controlled by hardware PWM3 output signal and NI_ISINKS_CH0_EN and NI_ISINKS_CH1_EN 1: Register control mode, controlled by NI_ISINKS_CH0_EN and NI_ISINKS_CH1_EN

 A0700C10 ISINK0\_CON0 ISINK0 Control Register 0 0000 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	NI_ISI NKO_ STAT US							RG_IS INK0_ DOUB LE		RG_ISINKS_CH0_S TEP		NI_ISI NKS_ BIAS0 _EN				NI_ISI NKS_ CH0_ EN
Type	RO							RW		RW		RW				RW
Reset	0							0		0		0				0

Bit(s)	Mnemonic	Name	Description
15	NI_ISINK0_SNI_ISINK0_STATUS	ISINK0 status flag	
	TATUS S	1'b0: off 1'b1: on	
8	RG_ISINK0_RG_ISINK0_DOUB	ISINK0 current double selection	
	DOUBLE LE	1'b0: normal 1'b1: current double	
6:4	RG_ISINKS_RG_ISINKS_CH0_	Coarse 6 step current level for ISINK CH0, Gary code	
	CH0_STEP STEP	3'b000: 4 mA 3'b001: 8 mA 3'b011: 12 mA 3'b010: 16 mA 3'b110: 20 mA 3'b111: 24 mA 3'b101: reserved 3'b100: reserved	
3	NI_ISINKS_NI_ISINKS_BIAS0_	ISINK bias 0 enable	
	BIAOS_EN EN	1'b0: disable ISINK channel 0 1'b1: enable ISINK channel 0	
0	NI_ISINKS_NI_ISINKS_CH0_E	ISINK channel 0 enable	
	CH0_EN N	1'b0: disable ISINK channel 0 1'b1: enable ISINK channel 0	

NOTE: RG\_ISINK0\_CLKSEL works at ISINK0\_CLKSEL\_MODE (@ISINK0\_CON0) = 1

A0700C20 ISINK1 CON0 ISINK1 Control Register 0															0000			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name	NI_ISI_NK1_STATUS							RG_ISINK1_DOUBLE		RG_ISINKS_CH1_S		NI_ISI_NKS_BIAS1_EN				NI_ISI_NKS_CH1_EN		
Type	RO							RW		RW		RW				RW		
Reset	0							0		0	0	0				0		

Bit(s)	Mnemonic	Name	Description
15	NI_ISINK1_SNI_ISINK1_STATUS	ISINK1 status flag	
	TATUS S	1'b0: off 1'b1: on	
8	RG_ISINK1_RG_ISINK1_DOUB	ISINK1 current double selection	
	DOUBLE LE	1'b0: normal 1'b1: current double	
6:4	RG_ISINKS_RG_ISINKS_CH1_	Coarse 6 step current level for ISINK CH1, Gary code	
	CH1_STEP STEP	3'b000: 4 mA 3'b001: 8 mA 3'b011: 12 mA 3'b010: 16 mA 3'b110: 20 mA 3'b111: 24 mA 3'b101: reserved 3'b100: reserved	
3	NI_ISINKS_NI_ISINKS_BIAS1_	ISINK bias 1 enable	
	BIAS1_EN EN	1'b0: disable ISINK channel 0 1'b1: enable ISINK channel 0	
0	NI_ISINKS_NI_ISINKS_CH1_E	ISINK channel 1 enable	
	CH1_EN N	1'b0: disable ISINK channel 1	

Bit(s)	Mnemonic	Name	Description
			1'b1: enable ISINK channel 1

NOTE: RG\_ISINK1\_CLKSEL works at ISINK1\_CLKSEL\_MODE (@ISINK1\_CON0) = 1

 A0700C80 KPLED\_CON0 KPLED Control Register 0 0000 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	NI_KP LED_ STAT US														KPLE	NI_KP
Type	RO														D_MO	LED_ DE
Reset	0														RW	RW

Bit(s)	Mnemonic	Name	Description
15	NI_KPLED_ STATUS	NI_KPLED_STATUS	KeyPad LED status flag 1'b0: off 1'b1: on
1	KPLED_MO	KPLED_MODE DE	KPLED control mode select 0: PWM mode, controlled by hardware PWM2 output signal and NI_KPLED_EN 1: Register control mode, controlled by NI_KPLED_EN
0	NI_KPLED_ EN	NI_KPLED_EN	KeyPad LED enable 1'b0: disable KeyPad LED 1'b1: enable KeyPad LED

## 2.6.6.4 PCHR

 A0700A00 CHR\_CON0 Charger Control Register 0 F200 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_VCDT_HV_VTH				RG_VCDT_LV_VTH							CHR_ EN	RG_C SDAC _EN			
Type	RW				RW							RW	RW			
Reset	1	1	1	1	0	0	1	0				0	0			

Bit(s)	Mnemonic	Name	Description
15:12	RG_VCDT_ HV_VTH	RG_VCDT_HV_VT	ChargerIn detection high threshold 4b'0000:4.20V 4b'0001:4.25V 4b'0010:4.30V 4b'0011:4.35V 4b'0100:4.40V 4b'0101:4.45V 4b'0110:4.50V 4b'0111:4.55V 4b'1000:4.60V 4b'1001:6.00V 4b'1010:6.50V 4b'1011:7.00V 4b'1100:7.50V 4b'1101:8.50V

Bit(s)	Mnemonic	Name	Description
			4b'1110:9.50V 4b'1111:10.5V
11:8	RG_VCDT_LRG_VCDT_LV_VT_V_VTH	H	<b>ChargerIn detection low threshold</b> 4b'0000:4.20V 4b'0001:4.25V 4b'0010:4.30V 4b'0011:4.35V 4b'0100:4.40V 4b'0101:4.45V 4b'0110:4.50V 4b'0111:4.55V 4b'1000:4.60V 4b'1001:6.00V 4b'1010:6.50V 4b'1011:7.00V 4b'1100:7.50V 4b'1101:8.50V 4b'1110:9.50V 4b'1111:10.5V
4	CHR_EN	CHR_EN	<b>Charger enable setting, which will gate CSDAC_EN &amp; PCHR_AUTO &amp; charger watchdog timer control registers.</b> 0: Disable 1: Enable NOTE: After charger out, this register would reset when charger LDO drops or charger watch dog reset.
3	RG_CSDAC	RG_CSDAC_EN	<b>Current DAC driver enable.</b>

NOTE1: In HW\_CV mode, RG\_VCDT\_HV\_VTH and RG\_VCDT\_LV\_VTH function will be gated.

NOTE2: After charger out, RG\_CSDAC\_EN and RG\_PCHR\_AUTOMODE would reset when charger LDO drops.

A0700A04 CHR\_CON1 Charger Control Register 1 1032

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											RG_VBAT_CV_VTH				RG_VBAT_CC_E_N	RG_VBAT_CC_E_N
Type						RW					RW				RW	RW
Reset					1	0	0	0	0		1	1			1	0

Bit(s)	Mnemonic	Name	Description
12:8	RG_VBAT_CV_VTH	H	<b>Battery CV dection threshold</b> 00000:4.200 00011:3.775 00100:3.8 00101:3.85 00110:3.9 00111:4.0 01000:4.05 01001:4.10 01010:4.125 01011:4.1375 01100:4.150 01101:4.1625 01110:4.175 01111:4.1875 10000:4.2000 (default) 10001:4.2125 10010:4.2250

Bit(s)	Mnemonic	Name	Description
			10011:4.2375
			10100:4.2500
			10101:4.2625
			10110:4.2750
			10111:4.3000
			11000:4.3250
			11010:4.3750
			11011:4.4000
			11100:4.4250
			11111:2.2000
5:4	RG_VBAT_	RG_VBAT_CC_VT	Battery CC detection threshold
	CC_VTH	H	
1	RG_VBAT_	RG_VBAT_CC_EN	Battery CC detection enable
	CC_EN		
0	RG_VBAT_	RG_VBAT_CV_EN	Battery CV detection enable
	CV_EN		

NOTE: After charger out, RG\_VBAT\_CV\_VTH, RG\_VBAT\_CC\_VTH, RG\_VBAT\_CC\_EN and RG\_VBAT\_CV\_EN would reset when charger LDO drops.

A0700A08 CHR\_CON2 Charger Control Register 2 000F

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								RG_CS_EN								RG_CS_VTH
Type								RW								RW
Reset								0						1	1	1

Bit(s)	Mnemonic	Name	Description
8	RG_CS_EN	RG_CS_EN	Current sense enable
3:0	RG_CS_VTH	RG_CS_VTH	Current sense threshold Bit[3] is used to sync w/ 6323 Bit[2:0] are used to set charging current. 3'b111:70mA 3'b110:200mA 3'b101:300mA 3'b100:400mA 3'b011:500mA 3'b010:600mA 3'b001:700mA 3'b000:800mA

NOTE: After charger out, RG\_CS\_EN and RG\_CS\_VTH would reset when charger LDO drops.

A0700A10 CHR\_CON4 Charger Control Register 4 4200

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			RG_CSDAC_DLY			RG_CSDAC_STP									RG_CSDAC_STP_I	NC
Type			RW			RW										RW
Reset	1	0	0			0	1	0							0	0

Bit(s)	Mnemonic	Name	Description
14:12	RG_CSDAC_DLY	RG_CSDAC_DLY	Current DAC output detection delay control. 3'b000:16us 3'b001:32us 3'b010:64us 3'b011:128us 3'b100:256us

Bit(s)	Mnemonic	Name	Description
10:8	RG_CSDAC	RG_CSDAC_STP_STP	3'b101:512us 3'b110:1024us 3'b111:2048us (256us default, reuse in HW CV Mode) <b>Current DAC output step timer.</b> 3'b000:1 code/ per-step 3'b001:1 code/ per-step 3'b010:2 code/ per-step 3'b011:3 code/ per-step 3'b100:4 code/ per-step 3'b101:5 code/ per-step 3'b110:6 code/ per-step 3'b111:7 code/ per-step 3'b010 is the defaultvalue
2:0	RG_CSDAC	RG_CSDAC_STP_STP_INC NC	<b>CV HW Mode increased code per step.</b> 3'b000:1 code/ per-step 3'b001:1 code/ per-step 3'b010:2 code/ per-step 3'b011:3 code/ per-step 3'b100:4 code/ per-step 3'b101:5 code/ per-step 3'b110:6 code/ per-step 3'b111:7 code/ per-step 3'b010 is the defaultvalue

NOTE: After charger out, RG\_CSDAC\_DLY, RG\_CSDAC\_STP, RG\_CSDAC\_STP\_DEC and RG\_CSDAC\_STP\_INC would reset when charger LDO drops.

A0700A14 CHR\_CON5 Charger Control Register 5 2111

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				RG_B_ATON_TDET_EN			RG_B_ATON_HTE_N	RG_B_ATON_EN					RG_VBAT_OV_VTH			
Type				RW			RW	RW					RW			
Reset				0			0	1					0	0	1	

Bit(s)	Mnemonic	Name	Description
12	RG_BATON	RG_BATON_TDET_EN	<b>BATON temperature detection enable via AUXADC</b> 0: disable temperature detection related TREF power switch 1: enable temperature detection related TREF power switch (SW should enable AUXADC reference buffer before enable this switch)
9	RG_BATON	RG_BATON_HTE_N	<b>Battery-On high temperature detection (1: enable, 0: disable)</b>
8	RG_BATON	RG_BATON_EN	<b>Battery-On detection for driving protection (1: enable, 0: disable)</b>
6:4	RG_VBAT_	RG_VBAT_OV_VTH	<b>Battery over-voltage detection threshold</b> VTHH VTHL 000: 4.2V 4.15V 001: 4.3V 4.25V 010: 4.4V 4.35V 011: 4.45V 4.40V 100: 3.825V 3.825V 101: 4.3V 4.25V 110: 4.3V 4.25V 111: 4.3V 4.25V

NOTE: After charger out, RG\_BATON\_HT\_EN, RG\_BATON\_EN, RG\_VBAT\_OV\_DEG and RG\_VBAT\_OV\_EN would reset when charger LDO drops.

**A0700A20 CHR\_CON8 Charger Control Register 8 0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_PCHR_FLAG_SEL								RG_PCHR_FLAG_SEL							
Type	RW								RW							
Reset		0	0	0	0	0	0	0								

Bit(s)	Mnemonic	Name	Description
13:8	RG_PCHR_FLAG_SEL	RG_PCHR_FLAG_SEL	Charger control debug flag selection
7	RG_PCHR_FLAG_EN	RG_PCHR_FLAG_EN	Charger control debug_flag_en

RG_PCHR_FLAG_SEL	RGS_PCHR_FLAG_OUT[3]	RGS_PCHR_FLAG_OUT[2]	RGS_PCHR_FLAG_OUT[1]	RGS_PCHR_FLAG_OUT[0]
'h00	QI_CS_DET	QI_VBAT_CV_DET	QI_VBAT_CC_DET	QI_VCDT_DET
'h01	QI_DDLO_DET	QI_UVLO_DET	QI_BATON_UNDET	QI_VBAT_OV_DET
'h02	CHR_WDT_OUT	PCHR_STATE[2]	PCHR_STATE[1]	PCHR_STATE[0]
'h03	QI_DRV_EN	SFSTR_EN	SFSTR_STATE[1]	SFSTR_STATE[0]
'h04	BBCTL_FLAG	VBAT_CC_FLAG	VCDT_HV_FLAG	VCDT_LV_FLAG
'h05	QI_CS_EN	QI_VCDT_EN	QI_VBAT_CV_EN	QI_VBAT_CC_EN
'h06	DDLO_DEB	UVLO_DEB	BATON_UNDET_DEB	VBAT_OV_DEB
'h07	1'B0	RGS_USB_DL_MODE	QI_USB_DL_MODE	USB_DL_8SCNT_OUT
'h08	PCHR_RSTB	PCHR_CK1MS	PCHR_CK1US	PCHR_CK16US
'h09	DDLO_CALI_DAT[3]	DDLO_CALI_DAT[2]	DDLO_CALI_DAT[1]	DDLO_CALI_DAT[0]
'h0A	QI_DRV_D[7]	QI_DRV_D[6]	QI_DRV_D[5]	QI_DRV_D[4]
'h0B	QI_DRV_D[3]	QI_DRV_D[2]	QI_DRV_D[1]	QI_DRV_D[0]
'h0C	QI_VBAT_CV_VTH[4]	QI_CS_VTH[2]	QI_CS_VTH[1]	QI_CS_VTH[0]
'h0D	QI_VBAT_CV_VTH[3]	QI_DRV_D[9]	QI_DRV_D[8]	QI_DRV_EN
'h0E	DDLO_CALI_OK	VBAT_CV_FLAG	QI_VBAT_CC_VTH[1]	QI_VBAT_CC_VTH[0]
'h0F	QI_VCDT_VTH[3]	QI_VCDT_VTH[2]	QI_VCDT_VTH[1]	QI_VCDT_VTH[0]
'h10	MON_PCHR_CKRTC	MON_BC11_RTC_CK1SEC	BC11_RTC_RPEN	BC11_RTC_TIMEOUT
'h11	BC11_500MS_RPEN	BC11_500MS_TIMEOUTUT	BC11_1M_RPEN	BC11_1M_TIMEOUT

'h12	V22_DEB	BC11_RPEN	BC11_CHARGER_DET	BC11_DET_FINISH
'h13	PCHR_BC11_BIAS_EN	PCHR_BC11_VREF_VTH	USBLDO_FORCE_EN	CSDAC_ISUSP
'h14	PCHR_BC11_IPD_EN[1]	PCHR_BC11_IPD_EN[0]	PCHR_BC11_IPU_EN[1]	PCHR_BC11_IPU_EN[0]
'h15	PCHR_BC11_VSRC_E_N[1]	PCHR_BC11_VSRC_E_N[0]	PCHR_BC11_CMP_EN[1]	PCHR_BC11_CMP_EN[0]
'h16	BC11_RSTB	MON_BC11_CK1US	DEAD_LAT	QI_PCHR_BC11_CMP_OUT
'h17	BC11_CNT[10]	BC11_CNT[9]	BC11_CNT[3]	BC11_CNT[2]
'h18	BC11_500MS_RPCNT[9]	BC11_500MS_RPCNT[8]	BC11_500MS_RPCNT[1]	BC11_500MS_RPCNT[0]
'h19	BC11_1024MS_RPCNT[9]	BC11_1024MS_RPCN_T[8]	BC11_1024MS_RPCN_T[1]	BC11_1024MS_RPCN_T[0]
'h1A	BC11_300SEC_RPCNT[9]	BC11_300SEC_RPCN_T[8]	BC11_300SEC_RPCN_T[1]	BC11_300SEC_RPCN_T[0]
'h1B	BC11_RTC_32768_RPC_NT[14]	BC11_RTC_32768_RP_CNT[13]	BC11_RTC_32768_RP_CNT[1]	BC11_RTC_32768_RP_CNT[0]
'h1C	BC11_RTC_2100SEC_RPCNT[10]	BC11_RTC_2100SEC_RPCNT[9]	BC11_RTC_2100SEC_RPCNT[1]	BC11_RTC_2100SEC_RPCNT[0]
'h1D	BC11_STATE[7]	BC11_STATE[6]	BC11_STATE[5]	BC11_STATE[4]
'h1E	BC11_STATE[3]	BC11_STATE[2]	BC11_STATE[1]	BC11_STATE[0]
'h1F	BC11_512MS_TIMEOUT	DETECT_STOP	CSDAC_HV_FLAG	CSDAC_LV_FLAG
'h20	QI_CS_VTH[3]	QI_CS_VTH[2]	QI_CS_VTH[1]	QI_CS_VTH[0]
'h21	QI_VBAT_OV_VTH[3]	QI_VBAT_OV_VTH[1]	QI_VBAT_OV_VTH[0]	QI_CS_LTH
'h22	NI_DRV_ISUP_EN	QI_CHRDET	0	0
'h23	QI_BATON_TDET_EN	QI_BATON_BDET_EN	QI_BATON_EN	QI_CHIND_ON
'h24	MASK_32MS_RPEN	ULC_DET_EN_SYNC	ULC_DET_32MS_TIM_EOUT	ULC_DET_RPEN
'h25	CSCMP_HTH_LE	CSCMP_70MA_LE	CSCMP_LTH_LE	0
'h26	CSCMP_LTH_PU	CSCMP_HTH_PU	CSCMP_70MA_PU	0
'h27	CSDAC_HV_FLAG	CSDAC_70MA_FLAG	CSDAC_LV_FLAG	CSDAC_EN_TRACK
'h28	CHRIND_DIMMING_ON	QI_CHRIND_ON	0	0
'h29	0	USBDL_DEB	QI_AUTO_POWERON	PRE_BATON_UNDET

			_EN	
'h2A	0	0	0	0
'h2B	0	0	0	0
'h2C	0	0	0	0
'h2D	0	0	0	0
'h2E	0	0	0	0
'h2F	PWON_RSTB_SYNC	PWON_RSTB_SYNC_D1	0	0

 A0700A24 CHR\_CON9 Charger Control Register 9 0010 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							CHR_WDT_F	CHR_WDT_IN			RG_CHRWD_T_EN	RG_CHRWD_T_EN				RG_CHRWDT_TD
Type							RW	RW			RW	RW				RW
Reset							0	0			0	1	0	0	0	0

Bit(s)	Mnemonic	Name	Description
9	CHRWDT_F	CHRWDT_FLAG_LAG_WR	Time-out flag for charger watchdog timer Read: 0: No time-out status 1: Has time-out status Write: 1: Clears time-out status flag to 0 without delay
8	CHRWDT_IN	CHRWDT_INT_EN	Interrupt enable setting for charger watchdog timer. 0: Disable 1: Enable
5	RG_CHRWDT	RG_CHRWDT_WR	Charger control watchdog write enable
4	RG_CHRWDT	RG_CHRWDT_EN	Charger control watchdog enable
3:0	RG_CHRWDT	RG_CHRWDT_TD	Charger control watchdog delay.

NOTE1: UVLO does not care RG\_CHRWDT\_EN and will timeout after 3000s.

NOTE2: RG\_PCHR\_TESTMODE can force to control watchdog enable by using RG\_CHRWDT\_EN.

NOTE3: After charger out, RG\_CHRWDT\_EN would reset when charger LDO drops.

 A0700A28 CHR\_CON10 Charger Control Register 10 0000 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										RG_A_DCIN_VSEN	RG_A_DCIN_VSEN	RG_A_DCIN_VSEN				
Type										RW	RW	RW				
Reset										0	0	0				

Bit(s)	Mnemonic	Name	Description

Bit(s)	Mnemonic	Name	Description
6	RG_ADCIN_CHR_EN	RG_ADCIN_CHR_EN	AUXADC input source enable for CHR (1: enable, 0: disable)
5	RG_ADCIN_VSEN_EN	RG_ADCIN_VSEN_EN	AUXADC input source enable for VSEN (1: enable, 0: disable)
4	RG_ADCIN_VBAT_EN	RG_ADCIN_VBAT_EN	AUXADC input source enable for VBAT (1: enable, 0: disable)

 A0700A30 CHR\_CON12 Charger Control Register 12 0410 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									RG_ULC_DET_N			RG_TRACKING_E_N				
Type									RW			RW				
Reset									0			1				

Bit(s)	Mnemonic	Name	Description
7	RG_ULC_DET_EN	RG_ULC_DET_EN	Plug out HW detection enable. 1b'0: detection disable. 1b'1: detection enable.
4	RG_TRACKING_EN	RG_TRACKING_E_N	1b'0 : Current calibration use CS_VTH[n] and CS_VTH[n-1] as high/low threshold. 1b'1 : Current calibration use CS_VTH[n] and LTH as high/low threshold.

 A0700A38 CHR\_CON14 Charger Control Register 14 0000 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												RG_PCHR_RV2				
Type												RW				
Reset									0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
7:0	RG_PCHR_RV2	RG_PCHR_RV2	PCHR reserved 8 bits register [0]: QI_AUTO_PWR_SWOFF is removed in MT6261D

## 2.6.6.5 OTHERS

## 2.6.6.5.1 OC

 A0700E20 OC\_CON8 Over-Current Control Register 8 0000 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			QI_VSF_OC_STAT_US	QI_VMF_OC_STAT_US	QI_VI_BR_O_C_STATUS		QI_VS_IM2_O_C_STATUS	QI_VS_IM1_O_C_STATUS		QI_VU_SB_O_C_STATUS	QI_VI_O28_OC_S_TATUS		QI_VC_AMA_OC_S_TATUS	QI_VA_OC_STAT_US		QI_VRF_OC_STAT_US
Type			RO	RO	RO		RO	RO		RO	RO		RO	RO		RO

Reset	0	0	0	0	0	0	0	0	0	0	0	0	0
-------	---	---	---	---	---	---	---	---	---	---	---	---	---

Bit(s)	Mnemonic	Name	Description
13	QI_VSF_OC _STATUS	QI_VSF_OC_STAT	<b>VSF CURRENT LIMIT STATUS</b> US 1'b0: CURRENT LIMIT NOT WORK 1'b1: CURRENT LIMIT WORK
12	QI_VMC_OC _STATUS	QI_VMC_OC_STAT	<b>VMC CURRENT LIMIT STATUS</b> US 1'b0: CURRENT LIMIT NOT WORK 1'b1: CURRENT LIMIT WORK
11	QI_VIBR_O C_STATUS	QI_VIBR_OC_STA TUS	<b>VIBR CURRENT LIMIT STATUS</b> 1'b0: CURRENT LIMIT NOT WORK; 1'b1: CURRENT LIMIT WORK
9	QI_VSIM2_O C_STATUS	QI_VSIM2_OC_ST ATUS	<b>VSIM2 current limit status</b> 1'b0: CURRENT LIMIT NOT WORK 1'b1: CURRENT LIMIT WORK
8	QI_VSIM1_O C_STATUS	QI_VSIM1_OC_ST ATUS	<b>VSIM1 current limit status</b> 1'b0: CURRENT LIMIT NOT WORK 1'b1: CURRENT LIMIT WORK
6	QI_VUSB_O C_STATUS	QI_VUSB_OC_STA TUS	<b>VUSB current limit status</b> 1'b0: CURRENT LIMIT NOT WORK 1'b1: CURRENT LIMIT WORK
5	QI_VIO28_O C_STATUS	QI_VIO28_OC_STA TUS	<b>VIO28 CURRENT LIMIT STATUS</b> 1'b0: CURRENT LIMIT NOT WORK 1'b1: CURRENT LIMIT WORK
3	QI_VCAMA_Q OC_STATU S	QI_VCAMA_OC_S TATUS	<b>Vcama current limit status</b> (1'b1: current limit work; 1'b0: current limit not work)
2	QI_VA_OC_	QI_VA_OC_STATU S	<b>Va current limit status</b> 1'b0: current limit not work 1'b1: current limit work(analog LDO)
0	QI_VRF_OC _STATUS	QI_VRF_OC_STAT US	<b>Vrf current limit status</b> (1'b1: current limit work; 1'b0: current limit not work)

A0700E24 OC\_CON9 Over-Current Control Register 9 0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															QI_VI O18 OC_S TATU S	QI_VC ORE OC_S TATU S
Type															RO	RO
Reset															0	0

Bit(s)	Mnemonic	Name	Description
1	QI_VIO18_O C_STATUS	QI_VIO18_OC_STA TUS	<b>VIO18 CURRENT LIMIT STATUS</b> 1'b0: CURRENT LIMIT NOT WORK 1'b1: CURRENT LIMIT WORK
0	QI_VCORE_Q OC_STATU S	QI_VCORE_OC_S TATUS	<b>VCORE CURRENT LIMIT STATUS</b> 1'b0: CURRENT LIMIT NOT WORK 1'b1: CURRENT LIMIT WORK

## 2.6.6.5.2 TEST MODE

A_FUNC_MODE (for FT debug)	
Function	GPIO
CCI_SCLK	GPIO_1
CCI_SFSI	GPIO_0
CCI_SDI	GPIO_2
CCI_SDO	GPIO_3
A_FUNC_DCK	UTXD1
A_FUNC_RSTB	BPI_BUS1
BBWAKEUP_EXT	LSCK
A_FUNC_DOUT[0]	SDA28
A_FUNC_DOUT[1]	LSCE_B
A_FUNC_DOUT[2]	LSDA
A_FUNC_DOUT[3]	LPTE
A_FUNC_DIN[0]	URXD1
A_FUNC_DIN[1]	MCCM0
A_FUNC_DIN[2]	MCDA0
A_FUNC_DIN[3]	SCL28
SYS_RSTB	KCOL1

A0700000 WR PATH CON Switch Configuring Path Control Register 0 0004

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							AUX_PWD				CCI_SEL_26M			CCI_RST_BIST_MODE	CCI_A_CD_MODE	CCI_ODE
Type							RW			RW			RW	RW	RW	
Reset							0			0			1	0	0	

Bit(s)	Mnemonic	Name	Description
8	AUX_PWD	AUX_PWD	AUXADC power down bit 0: Power down 1: Normal mode
5	CCI_SEL_26M	CCI_SEL_26M	The selection bit for speed up 32k clock to 26M clock 0: 32k clock keeps original clock

		1: 32k clock speed up to 26M
2	<b>CCI_PRST_M</b> CCI_PRST_MODE ODE	The selection bit for PMIC control registers would reset by watchdog signal or not 0: Not reset 1: Reset
1	<b>CCI_ABIST_M</b> CCI_ABIST_MODE ODE	Reserved for testing
0	<b>CCI_ACD_MO</b> CCI_ACD_MODE DE	The register bit decides the input/output path of the mixedsys module. For SIMLS, the input selection interface is divided at either FSM or GPIO (also shared with A_FUNC_MODE). The bit is for convenient debug-usage in normal mode, such that the data pattern can be observed or be feed-in by external device, while control register setting still comes from the chip internally(By use of JTAG). It should be notice that this special debug mode should be accompanied by proper setting of GPIO, which decides the PAD OE when in normal function. 0: data pattern comes from chip internally, and the output data cannot be bypassed to GPIO. 1: analog debug mode in normal function.

A0700F04 TEST\_CON1 PMU TEST Control Register 1 0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								RG_IBIAS_TRIM								
Type								RW								
Reset								0	0	0	0					


Bit(s)	Mnemonic	Name	Description
11:8	RG_IBIAS_TRG_IBIAS_TRIM RIM	V/I source bias triming	4'b0000: +0 % 4'b0001: +6.25 % 4'b0010: +12.5 % 4'b0011: +18.75 % 4'b0100: +25 % 4'b0101: +31.25 % 4'b0110: +37.5 % 4'b0111: +43.75 % 4'b1000: -50 % 4'b1001: -43.75 % 4'b1010: -37.5 % 4'b1011: -31.25 % 4'b1100: -25 % 4'b1101: -18.75 % 4'b1110: -12.5 % 4'b1111: -6.25 %

## 2.6.7 Programming Guide


### 2.6.7.1 LDOs

#### 2.6.7.1.1 Power Control of LDO

VCAMA, VMC and VIBR is the power that can be controlled by either hardware or software. The default value of vx\_on\_sel is 1. If vx\_on\_sel is set to 0, VCAMA, VMC and VIBR can be configured as hardware control by SRCLKENA in sleep mode. Otherwise, if vx\_on\_sel is 1, LDOs are controlled by software by using rg\_vx\_en. The simplified model of control logics are illustrated as below:



VRF, VA, VSF, VIO18, VIO28, VSIM1, VSIM2 and VUSB can be configured as hardware-controlled or software-controlled low power mode. The default value of vx\_mode\_sel is 0. LDO low power mode selection is controlled by software by using qi\_vx\_lp\_en. Otherwise, if vx\_mode\_sel is 1, LDO low power mode selection is configured as hardware control by SRCLKENA in sleep mode. That is, these LDOs are set to low power configuration during sleep mode. The simplified model of control logics are illustrated as below:



Other LDOs are turned on/off by software only. The programming guideline of on/off control of all LDOs is listed as below:

Symbol	Control Register	Control (VX_ON_SEL)		Software Control (VX_EN)	
		Hardware	Software	Enable	Disable
<b>VRF LDO</b>	*PMU_VRF_CON0	-	-	0x0001	& ~0x0001
<b>VCAMA LDO</b>	*PMU_VCAMA_CON0	& ~0x0002	0x0002	0x0001	& ~0x0001
<b>VIO28 LDO</b>	*PMU_VIO28_CON0	-	-	0x0001	& ~0x0001
<b>VIO18 LDO</b>	*PMU_VIO18_CON0	-	-	0x0001	& ~0x0001
<b>VCORE LDO</b>	*PMU_VCORE_CON0	-	-	0x0001	& ~0x0001
<b>VUSB LDO</b>	*PMU_VUSB_CON0	-	-	0x0001	& ~0x0001
<b>VSIM1 LDO</b>	Set to GPIO mode first: *PMU_VSIM1_CON2   0x0002				
	*PMU_VSIM1_CON0	-	-	0x0001	& ~0x0001
<b>VSIM2 LDO</b>	Set to GPIO mode first: *PMU_VSIM2_CON2   0x0002				
	*PMU_VSIM2_CON0	-	-	0x0001	& ~0x0001
<b>VIBR LDO</b>	*PMU_VIBR_CON0	& ~0x0002	0x0002	0x0001	& ~0x0001
<b>VSF LDO</b>	*PMU_VSF_CON0	-	-	0x0001	& ~0x0001


VMC LDO	* PMU_VMC_CON0	& ~0x0002	0x0002	0x0001	& ~0x0001
VA LDO	* PMU_VA_CON0	-	-	0x0001	& ~0x0001
RTC LDO	No Test Requirement				

### 2.6.7.1.2 Voltage Control of LDO

Voltage of VSF and VCORE can be controlled by either hardware or software.

The hardware control of VSF voltage is either by bonding type or trapping value. The default value of vx\_vosel\_sel is 0 and is hardware control mode. That is, for VSF with external 3.3V serial flash (BOND\_EXTSF\_SEL = 1'b1, LSA0 = 1'b1), RG\_VSF\_VOSEL = 3'b011 (3.0V). For VSF with internal 1.8V serial flash (BOND\_EXTSF\_SEL = 1'b0, BOND\_SIPSF\_18V = 1'b1), RG\_VSF\_VOSEL = 1'b001 (1.86V). If vsf\_vosel\_sel is set to 1, the voltage of LDOs are controlled by software by using rg\_vsf\_vosel.

VCORE voltage selection can be configured as hardware-controlled mode by SRCLKENA. In sleep mode, VCORE volate would decide by register vcore\_vosel\_sleep. The simplified model of control logics are illustrated as below:



## 2.7 GSM/GPRS RF

### 2.7.1 General Description

2G RFSYS which is built in MT6261D SOC is a highly integrated RF transceiver for multi-band GSM and GPRS cellular systems.

The features include:

#### Receiver

- Single-end saw-less Rx
- Quadrature RF mixer
- Fully integrated channel filter

- High dynamic range ADC
- 12dB PGA gain with 6dB gain step

**Transmitter**

- High accurate transmitter modulator for GSM/GPRS application
- Built-in calibration of SX loop filter and loop gain

**Frequency synthesizer**

- Programmable fractional-N synthesizer
- Integrated wide range RFVCO
- Integrated loop filter
- Fast settling time suitable for multi-slot GSM/GPRS applications

**Digitally-Controlled Crystal Oscillator (DCXO)**

- Two-pin 26 MHz crystal oscillator
- On-chip programmable capacitor array for coarse-tuning
- On-chip programmable capacitor array for fine-tuning
- Supports 32K XTAL-less operation

## 2.7.2 Functional Block Diagram




Figure 14. Diagram of MT6261D 2G RFSYS

## 2.7.3 Electrical Characteristics

 Table 32. DC characteristics ( $TA = 25^\circ C$ ,  $VDD = 2.8V$  unless otherwise stated) 

RFSYS mode	VRF	AVDD28_2GAFE	RFSYS total	Unit
BCM_Deep sleep (DCXO is off)	17	1	18	uA
BCM_Sleep (DCXO is on)	1.2	0.26	1.5	mA
Low power mode	60	1	61	uA
Full power mode	1.2	0.26	1.5	mA
RX (GSM850/EGSM)	62	5	67	mA
RX (DCS/PCS)	66	5	71	mA
TX (GSM850/EGSM)	41	2	43	mA
TX (DCS/PCS)	36	2	38	mA

 Table 33. Rx AC characteristics ( $TA = 25^\circ C$ ,  $VDD = 2.8V$  unless otherwise stated) 

Item	Symbol	Band	Test condition	Min.	Typ.	Max.	Unit
Input frequency	$F_{RX}$	GSM850		869		894	MHz
		GSM900		925		960	MHz

Item	Symbol	Band	Test condition	Min.	Typ.	Max.	Unit
		DCS1800		1,805		1,880	MHz
		PCS1900		1,930		1,990	MHz
Voltage gain 1	G <sub>1</sub>	GSM850	LNA = High gain	52 <sup>1</sup>	55		dB
		GSM900	PGA = High gain	52 <sup>2</sup>	55		dB
		DCS1800	LNA = High gain	52 <sup>3</sup>	55		dB
		PCS1900	PGA = High gain	52 <sup>4</sup>	55		dB
Voltage gain 2	G <sub>2</sub>	GSM850	LNA = Middle gain		46		dB
		GSM900	PGA = High gain		46		dB
		DCS1800	LNA = Middle gain		45		dB
		PCS1900	PGA = High gain		45		dB
Voltage gain 3	G <sub>3</sub>	GSM850	LNA = Low gain		26		dB
		GSM900	PGA = High gain		26		dB
		DCS1800	LNA = Low gain		26		dB
		PCS1900	PGA = High gain		26		dB
Noise figure at 25°C	NF <sub>25</sub>	GSM850	G <sub>1</sub>		3	5 <sup>1</sup>	dB
		GSM900			3	5 <sup>2</sup>	dB
		DCS1800			3	5 <sup>3</sup>	dB
		PCS1900			3	5 <sup>4</sup>	dB
Noise figure at 85°C	NF <sub>85</sub>	GSM850	G <sub>1</sub>		4.5		dB
		GSM900			4.5		dB
		DCS1800			4.5		dB
		PCS1900			4.5		dB
2 <sup>nd</sup> -order input intercept point	IIP2	GSM850	G <sub>2</sub>	31 <sup>1</sup>	43		dBm
		GSM900		31 <sup>2</sup>	43		dBm
		DCS1800		31 <sup>3</sup>	43		dBm
		PCS1900		31 <sup>4</sup>	43		dBm
3 <sup>rd</sup> -order input intercept point	IIP3	GSM850	G <sub>2</sub>	-14 <sup>1</sup>	-3		dBm
		GSM900		-14 <sup>2</sup>	-3		dBm
		DCS1800		-14 <sup>3</sup>	-3		dBm
		PCS1900		-14 <sup>4</sup>	-3		dBm
3 <sup>rd</sup> -order input intercept point @ -20°C	IIP3-20	GSM850	G <sub>2</sub>		-5		dBm
		GSM900			-5		dBm
		DCS1800			-5		dBm
		PCS1900			-5		dBm
Receiver S/N with 3MHz blocker	SN <sub>3M</sub>	GSM850	G <sub>2</sub>	8 <sup>1</sup>	12		dB
		GSM900		8 <sup>2</sup>	12		dB
		DCS1800	G <sub>2</sub>	8 <sup>3</sup>	12		dB
		PCS1900		8 <sup>4</sup>	12		dB
Receiver S/N with	SN <sub>OOB</sub>	GSM850	G <sub>2</sub>	6 <sup>5</sup>	8		dB

Item	Symbol	Band	Test condition	Min.	Typ.	Max.	Unit
OBB		GSM900	Blocker = 2dBm, offset +/-20MHz	6 <sup>5</sup>	8		dB
		DCS1800	G2 Blocker = -10/2dBm, offset +/-80/-100MHz	6 <sup>5</sup>	8		dB
		PCS1900		6 <sup>5</sup>	8		dB
Image rejection ratio	IRR	ALL	G2	32 <sup>1,2,3,4</sup>	40		dB
Receiver channel response attenuation		ALL	@3MHz offset		20		dB
			@6MHz offset		35		dB
Receiver filtering 3-dB bandwidth		ALL	For all gain settings		900		kHz
PGA gain linearity		ALL	INL		0.2	1 <sup>5</sup>	dBΩ
			DNL		0.1	0.5 <sup>5</sup>	dBΩ
PGA gain step		ALL			6		dBΩ
PGA dynamic range		ALL			12		dBΩ
I/Q common-mode output voltage		ALL	G1	1.1 <sup>5</sup>	1.2	1.3 <sup>5</sup>	V
Output static dc offset		ALL	G1		100	200	mV

Table 34. Tx GMSK AC characteristics (TA = 25oC, VDD = 2.8V unless otherwise stated)

Item	Symbol	Band	Test condition	Min.	Typ.	Max.	Unit
Frequency	F <sub>TX</sub>	GSM850		824		849	MHz
		GSM900		880		915	MHz
		DCS1800		1,710		1,785	MHz
		PCS1900		1,850		1,910	MHz
RMS phase error	PE <sub>rms</sub>	GSM850 GSM900			1.5	2.5 <sup>1,2</sup>	degree
		DCS1800 PCS1900			1.5	2.5 <sup>3,4</sup>	degree
		GSM850 GSM900	400kHz offset (RBW = 30kHz bandwidth)		-66	-64 <sup>1,2</sup>	dBc
		DCS1800 PCS1900			-66	-64 <sup>3,4</sup>	dBc
Output modulation spectrum	ORFS	GSM850 GSM900	1.8MHz offset (RBW = 30kHz bandwidth)			-75 <sup>5</sup>	dBc
		DCS1800 PCS1900				-75 <sup>5</sup>	dBc
		GSM850 GSM900	20MHz offset		-165	-163 <sup>5</sup>	dBc/Hz
		DCS1800 PCS1900			-166	-164 <sup>5</sup>	dBc/Hz
Tx noise in Rx band		GSM900	35MHz offset		-165	-163 <sup>5</sup>	dBc/Hz

Item	Symbol	Band	Test condition	Min.	Typ.	Max.	Unit
			35MHz offset		-166	-164 <sup>5</sup>	dBc/Hz
		DCS1800	20MHz offset		-160	-156 <sup>5</sup>	dBc/Hz
		PCS1900	20MHz offset		-160	-156 <sup>5</sup>	dBc/Hz
Output power level	$P_{out}$	GSM850 GSM900	PA driver amplifier $R_{load} = 50\Omega$	1 <sup>1,2</sup>	3	6 <sup>1,2</sup>	dBm
		DCS1800 PCS1900		1 <sup>3,4</sup>	3	6 <sup>3,4</sup>	dBm
Output 3 <sup>rd</sup> harmonics		ALL	PA driver amplifier		-10		dBc

Table 35. SX AC characteristics (TA = 25°C, VDD = 2.8V unless otherwise stated)

Item	Symbol	Test condition	Min.	Typ.	Max.	Unit
Frequency range	$F_{range}$		3,296		3,980	MHz
Reference frequency	$F_{ref}$			26		MHz
Frequency step resolution	$F_{res}$			3		Hz
Phase noise	$PN_{10k}$	@ 10kHz offset		-83		dBc/Hz
	$PN_{400k}$	@ 400kHz offset		-114		dBc/Hz
	$PN_{3M}$	@ 3MHz offset		-136		dBc/Hz
Lock time of Rx burst	$T_{lock\_rx}$	Frequency error < ± 0.1ppm		150	200 <sup>5</sup>	us
Lock time of Tx burst	$T_{lock\_tx}$	Frequency error < ± 0.1ppm		200	300 <sup>5</sup>	us
Pushing figure		With internal RFVCO LDO		400		kHz/V

Table 36. DCXO AC characteristics (TA = 25°C, VDD = 2.8V unless otherwise stated)

Item	Symbol	Test condition	Min.	Typ.	Max.	Unit
Operating frequency	$F_{ref}$			26		MHz
Crystal C load	$C_L$			7.5		pF
Crystal tuning sensitivity	$T_s$		27.5	32.3		ppm/pF
Static range	SR	CDAC from 0 to 255	± 22	± 50		ppm
Dynamic range	DR	CAFC from 0 to 8191	36	50		ppm
AFC tuning step	$F_{res-AFC}$			0.008		ppm/DAC
AFC settling time	$T_{AFC}$	CAFC from 0 to 8191 CAFC from 8191 to 0 Frequency error < 0.1ppm		100	200 <sup>5</sup>	us
Start-up time	$T_{DCXO}$	Frequency error < 1ppm Amplitude > 90 %			4 <sup>5</sup>	ms
Pushing figure				0.2		ppm/V
Fref buffer output level	$V_{Ref}$	Max. loading = 19pF	0.8 <sup>5</sup>			$V_{p-p}$

Item	Symbol	Test condition	Min.	Typ.	Max.	Unit
Ref buffer output phase noise		10kHz offset Jitter noise		-135		dBc/Hz

<sup>1, 2</sup>: Tested at E-GSM Tx channel 0 and GSM850 Rx channel 190.

<sup>3, 4</sup>: Tested at PCS Tx channel 601 and DCS Rx channel 636.

<sup>5</sup>: Not subject to production test – verified by characterization and design.

## 2.8 Bluetooth

### 2.8.1 Block Description




Figure 15. System diagram of Bluetooth RF transceiver

The Bluetooth RF subsystem contains a fully integrated transceiver.

For TX path, the baseband transmit data are digitally modulated in the baseband processor then up-converted to 2.4GHz RF channels through DA converter, filter, IQ up-converter and power amplifier. The power amplifier is capable of transmitting 7.5dBm power for class-1.5 operation.

For RX path, MT6261D is a low IF receiver architecture. An image-reject mixer down-converts the RF signal to the IF with LO from the synthesizer, which supports different clock frequencies as the reference clock. The mixer output is then converted to digital signal and down-converted to baseband for demodulation. A fast AGC enables effective discovery of device within dynamic range of the receiver.

MT6261D features self calibration schemes to compensate the process and temperature variation to maintain high performance. Those calibrations are performed automatically right after system boot-up.

## 2.8.2 Functional Specifications

### 2.8.2.1 Basic Data Rate – Receiver Specifications

*Table 37. Basic data rate – receiver specifications*

Symbol	Description	Condition	Min.	Typ.	Max.	Unit
	Frequency range		2,402	-	2,480	MHz
	Receiver sensitivity	BER < 0.1%	-	-95	-	dBm
	Max. detectable input power	BER < 0.1%	-	0	-	dBm
	C/I co-channel selectivity	BER < 0.1%	-	4	-	dB
	C/I 1 MHz adj. channel selectivity	BER < 0.1%	-	-12	-	dB
	C/I 2 MHz adj. channel selectivity	BER < 0.1%	-	-42.5	-	dB
	C/I $\geq$ 3 MHz adj. channel selectivity	BER < 0.1%	-	-46	-	dB
	C/I image channel selectivity	BER < 0.1%	-	-24	-	dB
	C/I image 1 MHz adj. channel selectivity	BER < 0.1%	-	-45	-	dB
Out-of-band blocking	30 to 2,000 MHz	-	-4	-	-	dBm
	2,000 to 2,399 MHz	-	-18	-	-	dBm
	2,498 to 3,000 MHz	-	-18	-	-	dBm
	3,000 MHz to 12.75 GHz	-	1	-	-	dBm
	Intermodulation		-	-22	-	dBm

### 2.8.2.2 Basic Data Rate – Transmitter Specification

*Table 38. Basic data rate – transmitter specification*

Symbol	Description	Condition	Min.	Typ.	Max.	Unit
	Frequency range		2,402	-	2,480	MHz
	Maximum transmit power		-	7.5	-	dBm
	Gain step		-	4	-	dB

Symbol	Description	Condition	Min.	Typ.	Max.	Unit
	$\Delta f_{1\text{avg}}$ (00001111)		140	158	175	kHz
	$\Delta f_{2\text{max}}$ (10101010)		115	130	-	kHz
	$\Delta f_{1\text{avg}}/\Delta f_{2\text{avg}}$		0.8	0.9	-	kHz
	Initial carrier frequency drift		-75	5	75	kHz
Frequency drift		DH1	-25	9	25	kHz
		DH3	-40	10	40	kHz
		DH5	-40	10	40	kHz
	Max. drift rate		-	100	400	Hz/ $\mu$ s
	BW <sub>20dB</sub> of Tx output spectrum		-	920	1,000	kHz
In-band spurious emission		$\pm 2$ MHz offset	-	-38	-	dBm
		$\pm 3$ MHz offset	-	-43	-	dBm
		$> \pm 3$ MHz offset	-	-43	-	dBm
	Out-of-band spurious emission	30 MHz to 1 GHz	-	-36	-	dBm
		1 to 12.75 GHz	-	-30	-	dBm
		1.8 to 1.9 GHz	-	-47	-	dBm
		5.15 to 5.3 GHz	-	-47	-	dBm

## 2.8.2.3 Enhanced Data Rate – Receiver Specifications

Table 39. Enhanced data rate – receiver specifications

Symbol	Description	Condition	Min.	Typ.	Max.	Unit
	Frequency range		2,402	-	2,480	MHz
Receiver sensitivity		$\pi/4$ DQPSK, BER < 0.01%	-	-95	-	dBm
		8PSK, BER < 0.01%	-	-88	-	dBm
Max. detectable input power		$\pi/4$ DQPSK, BER < 0.01%	-	-4.5	-	dBm
		8PSK, BER < 0.01%	-	-4.5	-	dBm
C/I co-channel selectivity		$\pi/4$ DQPSK, BER < 0.01%	-	8	-	dB
		8PSK, BER < 0.01%	-	14.5	-	dB
C/I 1MHz adj. channel selectivity		$\pi/4$ DQPSK, BER < 0.01%	-	-13	-	dB
		8PSK, BER < 0.01%	-	-7	-	dB
C/I 2MHz adj. channel selectivity		$\pi/4$ DQPSK, BER < 0.01%	-	-42	-	dB
		8PSK, BER < 0.01%	-	-41.5	-	dB
C/I $\geq 3$ MHz adj. channel selectivity		$\pi/4$ DQPSK, BER < 0.01%	-	-48	-	dB
		8PSK, BER < 0.01%	-	-44.5	-	dB
C/I image channel selectivity		$\pi/4$ DQPSK, BER < 0.01%	-	-30	-	dB
		8PSK, BER < 0.01%	-	-23	-	dB
C/I image 1 MHz adj. channel selectivity		$\pi/4$ DQPSK, BER < 0.01%	-	-47.5	-	dB
		8PSK, BER < 0.01%	-	-44.5	-	dB

## 2.8.2.4 Enhanced Data Rate – Transmitter Specifications

Table 40. Enhanced data rate – transmitter specifications

Symbol	Description	Condition	Min.	Typ.	Max.	Unit
	Frequency range		2,402	-	2,480	MHz
Max. transmit power	π/4 DQPSK	-	4.5	-	dBm	
	8PSK	-	4.5	-	dBm	
Relative transmit power	π/4 DQPSK	-	-1.7	-	dB	
	8PSK	-	-1.7	-	dB	
Freq. stability $\omega_0$	π/4 DQPSK	-	1.5	-	kHz	
	8PSK	-	1.5	-	kHz	
Freq. stability $\omega_1$	π/4 DQPSK	-	3	-	kHz	
	8PSK	-	3	-	kHz	
$\omega_0 + \omega_1$	π/4 DQPSK	-	2.8	-	kHz	
	8PSK	-	2.8	-	kHz	
RMS DEVM	π/4 DQPSK	-	7	-	%	
	8PSK	-	6	-	%	
99% DEVM	π/4 DQPSK	-	11	-	%	
	8PSK	-	11	-	%	
Peak DEVM	π/4 DQPSK	-	18	-	%	
	8PSK	-	18	-	%	
In-band spurious emission	π/4 DQPSK, ±1 MHz offset	-	-28	-	dBm	
	8PSK, ±1 MHz offset	-	-28	-	dBm	
	π/4 DQPSK, ±2 MHz offset	-	-25	-	dBm	
	8PSK, ±2 MHz offset	-	-25	-	dBm	
	π/4 DQPSK, ±3 MHz offset	-	-40.5	-	dBm	
	8PSK, ±3 MHz offset	-	-40.5	-	dBm	

Note: To meet the specifications, use a front-end band-pass filter.

## 2.9 FM RF


## 2.9.1 Block Description

The connection between internal modules, as well as external interfaces, are as shown in Figure 16. The FM receiver section incorporates the complete receiving path with wide tuning range. The FM baseband signal processor incorporates the digital demodulator and audio processing function which provides superior audio quality.

FM contains completely integrated FM audio receiver functions (RDS/RBDS may also be supported depending on the model number). The integrated receiver enables superior sensitivity, ACI performance and FM audio performances with minimum external BOM.

The FM subsystem supports either high performance stereo analog line out or digital audio output (I2S).

For models supporting RDS/RBDS, large dedicated internal data buffers are allocated to reduce the frequency of the interrupt to the host, so that the receiving host can enter low power states efficiently.



**Figure 16. Block diagram of hardware top-level architecture**

### 2.9.2 Functional Specifications

**Table 41. FM receiver DC characteristics (TA=25°C, VDD=2.8V unless otherwise stated)**

Operating mode	Current consumption	Unit
Idle	5	µA
FM receiver	12	mA

Unless otherwise stated, all receiver characteristics are applicable to both long and short antenna ports when operated under the recommended operating conditions. Typical specifications are for channel 98.7MHz, default register settings and under recommended operating conditions. The minimum and maximum specifications are for extreme operating voltage and temperature conditions, unless otherwise stated.

**Table 42. FM receiver AC characteristics**


Symbol	Description	Condition	Min.	Typ.	Max.	Unit
	Input frequency range		65		108	MHz
	Sensitivity (long antenna) <sup>1,3</sup>	SINAD = 26dB, unmatched		3		dBµVemf
		SINAD = 26dB, matched		2		dBµVemf



Symbol	Description	Condition	Min.	Typ.	Max.	Unit
	RDS sensitivity (long antenna)	$\Delta f=2\text{kHz}$ , BLER < 5%, unmatched		18		$\text{dB}\mu\text{Vemf}$
	Sensitivity (short antenna) <sup>1,3</sup>	SINAD = 26dB, unmatched		3		$\text{dB}\mu\text{Vemf}$
	RDS sensitivity (short antenna)	$\Delta f = 2\text{kHz}$ , BLER < 5%, unmatched		18		$\text{dB}\mu\text{Vemf}$
	LNA input resistance <sup>4</sup>	Antenna port		2.4k		Ohm
	LNA input capacitance <sup>4</sup>	Antenna port		8		pF
	AM suppression <sup>1,4</sup>	M = 0.3		58		dB
	Adjacent channel selectivity <sup>1,4</sup>	$\pm 200\text{kHz}$		53		dB
	Alternate channel selectivity <sup>1,4</sup>	$\pm 400\text{kHz}$		65		dB
	Spurious response rejection <sup>4</sup>	In-band		55		dB
	Maximum input level			117		$\text{dB}\mu\text{Vemf}$
	Audio mono (S+N+D)/(N+D) <sup>1,3,4</sup>			60		dB
	Audio stereo (S+N+D)/(N+D) <sup>2,3,4</sup>			52		dB
	Audio stereo separation <sup>4</sup>	$\Delta f = 75\text{kHz}$		45		dB
	Audio output load resistance	Single-ended at AFR/AFL outputs		10k		Ohm
	Audio output load capacitance	Single-ended at AFR/AFL outputs		12.5		pF
	Audio output voltage <sup>1,4</sup>	At AFR/AFL outputs		80		mVrms
	Audio output THD <sup>1,4</sup>			0.05	0.1	%
	Audio output frequency range	3dB corner frequency	30		15k	Hz

<sup>1</sup>  $\Delta f = 22.5\text{kHz}$ , fm = 1kHz, 50 $\mu\text{s}$  de-emphasis, mono, L = R<sup>2</sup>  $\Delta f = 22.5\text{kHz}$ , fm = 1kHz, 50us de-emphasis, stereo<sup>3</sup> A-weighting, BW = 300 Hz to 15 kHz<sup>4</sup> Vin = 60dB $\mu\text{Vemf}$ <sup>5</sup> Reference clock accuracy assumes ideal FM source. If the input FM source has less frequency error, it is recommended to use a reference clock of accuracy within  $\pm 100\text{ppm}$  so as not to affect the channel scan quality.

## 2.10 Package Information

## 2.10.1 Package Outlines





Item	Symbol	Common Dimensions		
		MIN.	NOM.	MAX.
Package Type		TFBGA		
Body Size	X	D	8.00	8.10
	Y	E	7.50	7.60
Ball Pitch	X	eD	0.50	
	Y	eE	0.50	
Mold Thickness	A3	0.65 Ref.		
Substrate Thickness	A2	0.11 Ref.		
Substrate+Mold Thickness	A4	0.71	0.76	0.81
Total Thickness	A	-	-	1.05
Ball Diameter		0.30		
Ball Stand Off	A1	0.16	0.21	0.26
Ball Width	b	0.25	0.30	0.35
Package Edge Tolerance	aaa	0.10		
Mold Flatness	ccc	0.10		
Coplanarity	ddd	0.08		
Ball Offset (Package)	eee	0.15		
Ball Offset (Ball)	fff	0.05		
Ball Count	n	145		
Edge Ball Center to Center	X	D1	7.50	
	Y	E1	7.00	
Edge Ball Center to Package Edge	X	gD	0.30	
	Y	gE	0.30	

Figure 17. Outlines and dimension of TFBGA 8.1mm\*7.6mm, 145-ball, 0.5 mm pitch package

### 2.10.2 Thermal Operating Specifications

Symbol	Description	Value	Unit	Notes
	Thermal resistance from device junction to package case	48	C/W	
	Maximum package temperature	65	Deg C	
	Maximum power dissipation	1.28	W	

### 2.10.3 Lead-free Packaging

MT6261D is provided in a lead-free package and meets RoHS requirements

## 2.11 Ordering Information

### 2.11.1 Top Marking Definition



Figure 18. Mass production top marking of MT6261D

Part number	Package	Description
MT6261DA/A	TFBGA	8.1mm*7.6mm, 145-ball, 0.5 mm pitch package, non-security version

### 3 Micro-Controller Unit Peripherals

#### 3.1 Pulse-Width Modulation Outputs (2 Channel)

##### 3.1.1 General Description

2 generic pulse-width modulators are implemented to generate pulse sequences with programmable frequency and duty cycles for LCD backlight. As long as the internal counter value is bigger than or equal to the threshold value, the duration of the PWM output signal is LOW. The waveform is shown in Figure 19.




Figure 19. PWM waveform

The frequency and volume of the PWM output signal are determined by PWM1\_COUNT, PWM1\_THRES and PWM1\_CON. The POWERDOWN (pdn1\_pwm) signal is applied to power-down the PWM\_1ch module. When PWM\_1ch is deactivated (pwm1\_pdn=1), the output is in the LOW state.

The output PWM frequency is determined by:

$$\frac{CLK}{CLOCK\_DIV \times (PWM\_COUNT + 1)} \quad CLK = 13000000 \text{ when } CLKSEL = 0, CLK = 32000 \text{ when } CLKSEL = 1$$

CLOCK\_DIV = 1, when CLK[1:0] = 00b

CLOCK\_DIV = 2, when CLK[1:0] = 01b

CLOCK\_DIV = 4, when CLK[1:0] = 10b

CLOCK\_DIV = 8, when CLK[1:0] = 11b

The output PWM duty cycle is determined by:  $\frac{PWM\_THRES}{PWM\_COUNT + 1}$

Note: PWM\_THRES should be less than the PWM\_COUNT. If this condition is not satisfied, the output pulse of the PWM will always be HIGH.

Figure 20 shows the PWM waveform with the indicated register values.




Figure 20. PWM waveform with register values

## 3.1.2 Register Definition

Module name: Pulse Width Modulation base address: (+A00E0000h)

Address	Name	Width	Register function
A00E0000	PWM1_CTRL_ADDR	16	PWM1 control register
A00E0004	PWM1_COUNT_ADDR	16	PWM1 max counter value register
A00E0008	PWM1_THRESH_ADDR	16	PWM1 threshold value register

A00E0000 PWM1\_CTRL\_ADDR PWM1 Control Register 0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														PWM1_CLK_SEL	PWM1_CLK_DIV	
Type														RW	RW	
Reset														0	0	0

Bit(s)	Mnemonic	Name	Description
2	PWM1_CLK_SEL	PWM1_CLK_SEL	Selects source clock frequency of PWM1 0: CLK = 13MHz 1: CLK = 32kHz
1:0	PWM1_CLK_DIV	PWM1_CLK_DIV	Selects clock prescaler scale of PWM1 2'b00: f = fclk 2'b01: f = fclk/2 2'b10: f = fclk/4 2'b11: f = fclk/8

A00E0004 PWM1\_COUNT\_ADDR PWM1 Max. Counter Value Register 1FFF

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														PWM1_COUNT		
Type														RW		
Reset				1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
12:0	PWM1_COU NT	PWM1_COUNT	PWM1 maximum counter value This value is the initial value of the internal counter. Regardless of the operation mode, if PWM1_COUNT is written while the internal counter is counting backwards, the new initial value will not take effect until the internal counter counts down to 0, i.e. a complete period.

A00E0008 PWM1\_THRESH\_ADDR PWM1 Threshold Value Register 0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														PWM1_THRESH		
Type														RW		

Reset	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
-------	---------------------------------

Bit(s)	Mnemonic	Name	Description
12:0	PWM1_THR_ES	PWM1_THRES	<b>PWM1 threshold value</b> When the internal counter value is bigger than or equal to PWM1_THRES, the PWM1 output signal will be "0". When the internal counter is less than PWM1_THRES, the PWM1 output signal will be "1".

Module name: Pulse Width Modulation base address: (+A0280000h)

Address	Name	Width	Register function
A0280000	<u>PMW4_CTRL_ADDR</u>	16	PMW4 control register
A0280004	<u>PMW4_COUNT_ADDR</u>	16	PMW4 max counter value register
A0280008	<u>PMW4_THRESH_ADDR</u>	16	PMW4 threshold value register

#### A0280000 PMW4\_CTRL\_ADDR PMW4 Control Register 0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														PMW4_CLK_SEL	PMW4_CLK_DIV	
Type														RW	RW	
Reset														0	0	0

Bit(s)	Mnemonic	Name	Description
2	PMW4_CLK_SEL	PMW4_CLK_SEL	<b>Selects source clock frequency of PMW4</b> 0: CLK = 13MHz 1: CLK = 32kHz
1:0	PMW4_CLK_DIV	PMW4_CLK_DIV	<b>Selects clock prescaler scale of PMW4</b> 2'b00: f = fclk 2'b01: f = fclk/2 2'b10: f = fclk/4 2'b11: f = fclk/8

#### A0280004 PMW4\_COUNT\_ADDR PMW4 Max. Counter Value Register 1FFF

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PMW4_COUNT																
RW																
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
12:0	PMW4_COU_NT	PMW4_COUNT	<b>PMW4 maximum counter value</b> This value is the initial value of the internal counter. Regardless of the operation mode, if PMW4_COUNT is written while the internal counter is counting backwards, the new initial value will not take effect until the internal counter counts down to 0, i.e. a complete period.

## A0280008 PMW4\_THRESH\_ADDR PMW4 Threshold Value Register 0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	PMW4_THRESH															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
12:0	PMW4_THR_ES	PMW4_THRESH	<b>PMW4 threshold value</b> When the internal counter value is bigger than or equal to PMW4_THRESH, the PMW4 output signal will be "0". When the internal counter is less than PMW4_THRESH, the PMW4 output signal will be "1".

Module name: PWM\_2CH base address: (+A0740000h)

Address	Name	Width	Register Function
A074000C	PWM2_CTRL	16	<b>PWM2 control register</b> Selects CLK SRC and prescaler scale.
A0740014	PWM2_THRESH	16	<b>PWM2 threshold value register</b> Controls the duty of waveform
A0740018	PWM3_CTRL	16	<b>PWM3 control register</b> Select CLK SRC and prescaler scale.
A074001C	PWM3_COUNT	16	<b>PWM3 max counter value register</b> Configures internal counter's max. value
A0740020	PWM3_THRESH	16	<b>PWM3 threshold value register</b>

## A074000C PWM2\_CTRL PWM2 Control Register 0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														PWM2_CLK_SEL		
Type														RW		
Reset														1		

Bit(s)	Name	Description
2	PWM2_CLK_SEL	<b>Selects PWM2 CLK</b> 0: CLK = 13M CLK 1: CLK = 32k CLK

## A0740014 PWM2\_THRESH PWM2 Threshold Value Register 0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														PWM2_THRESH		
Type														RW		
Reset														0	0	

Bit(s)	Name	Description
		<b>PWM2 threshold value</b>
1:0	PWM2_THRES	0: Duty = 0% 1: Duty = 50% 2: Duty = 100%

A0740018 PWM3_CTRL PWM3 Control Register 0000																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													PWM3_ALW	PWM3_CLK	PWM3_CLK_DIV	
Type													RW	RW	RW	
Reset													0	0	0	

Bit(s)	Name	Description
3	PWM3_ALWAYS_HIG	When pwm3_thresh is set to be bigger than pwm3_width, which means the PWM output is always high, the driver should set this register to 1. It is specially used by ISINK. 0: Duty! = 100% 1: Duty = 100%
2	PWM3_CLK_SEL	<b>Selects PWM3 CLK</b> 0: CLK = 13M CLK 1: CLK = 32k CLK
1:0	PWM3_CLK_DIV	<b>PWM3 CLK division</b> 2'b0: f = fclk 2'b1: f = fclk/2 2'b2: f = fclk/4 2'b3: f = fclk/8

A074001C PWM3_COUNT PWM3 Max Counter Value Register 1FFF																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													PWM3_COUNT			
Type													RW			
Reset					1	1	1	1	1	1	1	1	1	1	1	

Bit(s)	Name	Description
12:0	PWM3_COUNT	<b>PWM3 maximum counter value</b> This value is the initial value of the internal counter. Regardless of the operation mode, if PWM3_COUNT is written while the internal counter is counting backwards, the new initial value will not take effect until the internal counter counts down to 0, i.e. a complete period.

A0740020 PWM3_THRES PWM3 Threshold Value Register 0000																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													PWM3_THRES			
Type													RW			

Reset	0	0	0	0	0	0	0	0	0	0	0	0	0
-------	---	---	---	---	---	---	---	---	---	---	---	---	---

Bit(s)	Name	Description
12:0	PWM3_THRES	PWM3 threshold value When the internal counter value is bigger than or equal to PWM3_THRES, the PWM3 output signal will be 0. When the internal counter is less than PWM3_THRES, the PWM3 output signal will be 1.

### 3.2 SIM Interface

MT6261D contains two dedicated smart card interfaces to allow the MCU to access two SIM cards. Each interface can operate via 5 terminals. See Figure 21, SIMVCC, SIMSEL, SIMRST, SIMCLK and SIMDATA are for one SIM interface, and SIM2VCC, SIM2SEL, SIM2RST, SIM2CLK and SIM2DATA are for the other SIM interface.




Figure 21. Block diagram of SIM interface

The functions of the two SIM interfaces are identical; therefore, only the first SIM interface will be described in this document. SIMVCC is used to control the external voltage supply to the SIM card, and SIMSEL determines the regulated smart card supply voltage. SIMRST is used as the SIM card reset signal. Besides, SIMDATA and SIMCLK are used for data exchange.

The SIM interface is a half duplex asynchronous communication port, and its data format is composed of ten consecutive bits: a start bit in state "low", eight information bits and a tenth bit used for parity checking. The data format can be divided into two modes as follows:

- Direct convention mode (ODD = SDIR = SINV = 0)

**SB D0 D1 D2 D3 D4 D5 D6 D7 PB**

**SB:** Start bit (in state “low”)

**Dx:** Data byte (LSB is the first and logic level ONE is in state “high”)

**PB:** Even parity check bit

- Inverse convention mode (ODD = SDIR = SINV = 1)

**SB N7 N6 N5 N4 N3 N2 N1 N0 PB**

**SB:** Start bit (in state “low”)

**Nx:** Data byte (MSB is the first and logic level ONE is in state “low”)

**PB:** Odd parity check bit

If the receiver obtains a wrong parity bit, it will respond by pulling the SIMDATA “low” to inform the transmitter, and the transmitter will retransmit the character.

If the receiver is an SIM card, the error response will start 0.5 bit after the PB and may last for 1 ~ 2-bit period. If the receiver is an SIM interface, the error response will start 0.5 bit after the PB and last for 1.5-bit period.

If the SIM interface is a transmitter, it will take total 14 bits guard period wherever the error response appears. If the receiver shows the error response, the SIM interface will retransmit the previous character again, or it will transmit the next character.




Figure 22. Timing diagram of SIM interface

## 3.2.1 Register Definition

When the MCU controls two SIM card interfaces, all registers will be duplicated to two copies but with different base address. n = "0" is for the 1<sup>st</sup> SIM card interface; n=1 is for the 2<sup>nd</sup> SIM card interface. For example, address SIMIF0+0000h is mapped to the SIMIF0\_SIM\_CTRL register while address SIMIF1+0000h is mapped to the SIMIF1\_SIM\_CTRL register.

## 3.2.1.1 Register Overview

MCU register address (hex)	Acronym	Description
<b>1<sup>st</sup> SIM card interface</b>		
SIMIF0+0000h	SIMIF0_SIM_CTRL	Control register
SIMIF0+0004h	SIMIF0_SIM_CONF	Configuration register
SIMIF0+0008h	SIMIF0_SIM_BRR	Baudrate register
SIMIF0+0010h	SIMIF0_SIM_IRQEN	Interrupt enabling register
SIMIF0+0014h	SIMIF0_SIM_STS	Status register
SIMIF0+0018h	SIMIF0_SIM_CLR_STA	SIM clear status
SIMIF0+0020h	SIMIF0_SIM_RETRY	Retry limit register
SIMIF0+0024h	SIMIF0_SIM_TIDE	FIFO tide mark register
SIMIF0+0030h	SIMIF0_SIM_DATA	TX/RX data register
SIMIF0+0034h	SIMIF0_SIM_COUNT	FIFO count register
SIMIF0+0040h	SIMIF0_SIM_ATIME	Activation time register
SIMIF0+0044h	SIMIF0_SIM_DTIME	Deactivation time register
SIMIF0+0048h	SIMIF0_SIM_TOUT	Character to character waiting time register
SIMIF0+004Ch	SIMIF0_SIM_GTIME	Block to block guard time register
SIMIF0+0050h	SIMIF0_SIMETIME	Block to error signal time register
SIMIF0+0054h	SIMIF0_SIM_EXT_TIME	Extend data I/O state switch time register
SIMIF0+0058h	SIMIF0_SIM_CGTIME	Character to character guard time register
SIMIF0+0060h	SIMIF0_SIM_INS	Command header register : INS
SIMIF0+0064h	SIMIF0_SIM_IMP3	Command header register : P3
SIMIF0+0068h	SIMIF0_SIM_SW1	Procedure byte register : SW1
SIMIF0+006Ch	SIMIF0_SIM_SW2	Procedure byte register : SW2
SIMIF0+0070h	SIMIF0_SIM_ATRSTA	ATR state register
SIMIF0+0074h	SIMIF0_SIM_STATUS	Protocol state register
SIMIF0+0080h	SIMIF0_SIM_DMADATA	TX/RX data register for DMA
SIMIF0+0090h	SIMIF0_SIM_DBG	Debug register
SIMIF0+0094h	SIMIF0_SIM_DBGDATA	FIFO data debug register
SIMIF0+00A0h	SIMIF0_SIM_SCLK	SCLK PAD control register
SIMIF0+00A4h	SIMIF0_SIM_SRST	SRST PAD control register
SIMIF0+00A8h	SIMIF0_SIM_SIO	SIO PAD control register

MCU register address (hex)	Acronym	Description
SIMIF0+00ACh	SIMIF0_SIM_MON	PAD monitor register
SIMIF0+00B0h	SIMIF0_SIM_SEL	Testing output select
<b> 2<sup>nd</sup> SIM card interface </b>		
SIMIF1+0000h	SIMIF1_SIM_CTRL	Control register
SIMIF1+0004h	SIMIF1_SIM_CONF	Configuration register
SIMIF1+0008h	SIMIF1_SIM_BRR	Baudrate register
SIMIF1+0010h	SIMIF1_SIM_IRQEN	Interrupt enabling register
SIMIF1+0014h	SIMIF1_SIM_STS	Status register
SIMIF1+0018h	SIMIF1_SIM_CLR_STA	Sim clear status
SIMIF1+0020h	SIMIF1_SIM_RETRY	Retry limit register
SIMIF1+0024h	SIMIF1_SIM_TIDE	FIFO tide mark register
SIMIF1+0030h	SIMIF1_SIM_DATA	TX/RX data register
SIMIF1+0034h	SIMIF1_SIM_COUNT	FIFO count register
SIMIF1+0040h	SIMIF1_SIM_ATIME	Activation time register
SIMIF1+0044h	SIMIF1_SIM_DTIME	Deactivation time register
SIMIF1+0048h	SIMIF1_SIM_TOUT	Character to character waiting time register
SIMIF1+004Ch	SIMIF1_SIM_GTIME	Block to block guard time register
SIMIF1+0050h	SIMIF1_SIMETIME	Block to error signal time register
SIMIF1+0054h	SIMIF1_SIM_EXT_TIME	Extend data I/O state switch time register
SIMIF1+0058h	SIMIF1_SIM_CGTIME	Character to character guard time register
SIMIF1+0060h	SIMIF1_SIM_INS	Command header register : INS
SIMIF1+0064h	SIMIF1_SIM_IMP3	Command header register : P3
SIMIF1+0068h	SIMIF1_SIM_SW1	Procedure byte register : SW1
SIMIF1+006Ch	SIMIF1_SIM_SW2	Procedure byte register : SW2
SIMIF1+0070h	SIMIF1_SIM_ATRSTA	ATR state register
SIMIF1+0074h	SIMIF1_SIM_STATUS	Protocol state register
SIMIF1+0080h	SIMIF1_SIM_DMADATA	TX/RX data register for DMA
SIMIF1+0090h	SIMIF1_SIM_DBGD	Debug register
SIMIF1+0094h	SIMIF1_SIM_DBGDATA	FIFO data debug register
SIMIF1+00A0h	SIMIF1_SIM_SCLK	SCLK PAD control register
SIMIF1+00A4h	SIMIF1_SIM_SRST	SRST PAD control register
SIMIF1+00A8h	SIMIF1_SIM_SIO	SIO PAD control register
SIMIF1+00ACh	SIMIF1_SIM_MON	PAD monitor register
SIMIF1+00B0h	SIMIF1_SIM_SEL	Testing output select

### 3.2.1.2 Register Description

SIMn+0000h SIM Module Control Register																SIMIFN_SIM_CTRL								
bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0								
Name										VCCCT RL	VCCLV	RSTCT RL	RSTLV	WRST	CSTOP	SIMON								

Type								R/W	R/W	R/W	R/W	W	R/W	R/W
Reset								0	0	0	0	0	0	0

SIMON	Controls SIM card power-up/power-down 0 1-to-0 change will start the card deactivation sequence. 1 0-to-1 change will start the card activation sequence.
CSTOP	Enables clock stop mode. Together with CPOL in the SIM_CONF register, it determines the polarity of SIMCLK in this mode. 0 Enable SIMCLK output 1 Disable SIMCLK output
WRST	Controls SIM card warm reset
RSTLV	Controls SIMRST parking level in SIMRST direct control mode
RSTCTRL	Enables SIMRST direct control mode
VCCLV	Controls SIMVCC parking level in SIMVCC direct control mode
VCCCTRL	Enables SIMVCC direct control mode

SIMn+0004h SIM Module Configuration Register SIMIFN\_SIM\_CONF

bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			T1TX2R XEN	TXRDIS	RXRDIS	HFEN	T0EN	T1EN	TOUT	SIMSEL	ODD	SDIR	SINV	CPOL	TXACK	RXACK
Type			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0

RXACK	Handshaking control of SIM card reception error 0 Disable character receipt handshaking 1 Enable character receipt handshaking
TXACK	Handshaking control of SIM card transmission error 0 Disable character transmission handshaking 1 Enable character transmission handshaking
CPOL	SIMCLK polarity control in clock stop mode 0 Make SIMCLK stop in “low” level 1 Make SIMCLK stop in “high” level
SINV	Data inversion mode 0 Does not invert the transmitted and received data; data logic ONE is in “high” state 1 Invert the transmitted and received data; data logic ONE is in “low” state
SDIR	Direction of data transfer 0 LSB is transmitted and received first. 1 MSB is transmitted and received first.
ODD	Selecting odd or even parity 0 Even parity 1 Odd parity
SIMSEL	Selects SIM card supply voltage (also configure SIMSEL in PMU register) 0 SIMSEL pin is set to “low” level, 1.8V 1 SIMSEL pin is set to “high” level, 3V
TOUT	Controls SIM work waiting time counter

	<b>0</b>	Disable time-out counter
	<b>1</b>	Enable time-out counter
<b>T1EN</b>		Controls T = 1 protocol controller
	<b>0</b>	Disable T = 1 protocol controller
	<b>1</b>	Enable T = 1 protocol controller
<b>T0EN</b>		Controls T = 0 protocol controller
	<b>0</b>	Disable T = 0 protocol controller
	<b>1</b>	Enable T = 0 protocol controller
<b>HFEN</b>		Controls hardware flow
	<b>0</b>	Disable hardware flow control
	<b>1</b>	Enable hardware flow control
<b>RXRDIS</b>		Disables RX DMA request
	<b>0</b>	Enable RX DMA request (default)
		RXRDIS must be set to 0 for protocol T = 1
	<b>1</b>	Disable RX DMA request
		During TX transmission and not protocol T = 1, the recommended setting of RXRDIS is 1
<b>TXRDIS</b>		Disables TX DMA request disable
	<b>0</b>	Enable TX DMA request (default)
		TXRDIS must be set to 0 for protocol T = 1
	<b>1</b>	Disable TX DMA request
		During RX transmission and not protocol T = 1, the recommended setting of TXRDIS is 1.
<b>T1TX2RXEN</b>		Enables DMA type auto switch for protocol T = 1 (this function is not supported in MT6261D)
	<b>0</b>	Disable DMA type auto switch function
		If the current block is TX transmission and the next block is also TX transmission, disabling this bit is recommended
	<b>1</b>	Enable DMA type auto switch function
		If the current block is TX transmission and the next block is RX transmission, enabling this bit is recommended to improve transmission quality

**SIMn +0008h SIM Baudrate Register SIMIFN\_SIM\_BRR**

bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ETU[8:0]															SIMCLK[1:0]
Type	R/W															R/W
Reset	372d															01

**SIMCLK** Sets up SIMCLK frequency

- 00** Reserved
- 01** 13/4 MHz
- 10** 13/8 MHz
- 11** 13/12 MHz

**ETU** Determines duration of elementary time unit in SIMCLK unit

The minimum valid setting of ETU is 8

SIMn +0010h      SIM Interrupt Enable Register

bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					UDRUN	EDCER R	T1END	RXERR	T0END	SIMOFF	ATRERR	TXERR	TOUT	OVRUN	RXTIDE	TXTIDE
Type					R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset					0	0	0	0	0	0	0	0	0	0	0	0

For all the bits

- 0 Disable interrupt
- 1 Enable interrupt

SIMn +0014h      SIM Module Status Register

bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					UDRUN	EDCER R	T1END	RXERR	T0END	SIMOFF	ATRERR	TXERR	TOUT	OVRUN	RXTIDE	TXTIDE
Type					R/C	R/C	R/C	R/C	R/C	R/C	R/C	R/C	R/C	R/C	R/C	R
Reset					-	-	-	-	-	-	-	-	-	-	-	-

- TXTIDE**      The interrupt occurs when the number of transmitted data in the FIFO is less than the transmitted tide.
- RXTIDE**      The interrupt occurs when the number of received data in the FIFO is less than the received tide.
- OVRUN**      Receiving FIFO overflow interrupt occurs.
- TOUT**      Between characters time-out interrupt occurs.
- TXERR**      Character transmission error interrupt occurs.
- ATRERR**      ATR start time-out interrupt occurs.
- SIMOFF**      Card deactivation completed interrupt occurs.
- T0END**      Data transfer handled by T = 0 controller completed interrupt occurs.
- RXERR**      Character reception error interrupt occurs.
- T1END**      Data transfer handled by T = 1 controller completed interrupt occurs.
- EDCERR**      T = 1 controller CRC error occurs.
- UDRUN**      FIFO underflow interrupt occurs (still reading FIFO when FIFO is empty).

SIMn +0018h      SIM Clear Status Register

SIMIFN\_SIM\_CLR\_ST A

bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																CLR_S TA
Type																RO
Reset																0

- CLA\_STA**      1: Clear SIMIF. Do not write to SIMIF; 0: SIMIF clear finished or not in clear status, you can write data to SIMIF.

## SIMn +0020h      SIM Retry Limit Register      SIMIFN\_SIM\_RETRY

bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								TXRETRY[2:0]								RXRETRY[2:0]
Type									R/W							R/W
Reset								3h								3h

RXRETRY    Specifies maximum number of receive retries allowed when parity error occurs.

TXRETRY    Specifies maximum number of transmit retries allowed when parity error occurs.

## SIMn +0024h      SIM FIFO Tide Mark Register      SIMIFN\_SIM\_TIDE

bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								TXTIDE[3:0]								RXTIDE[3:0]
Type									R/W							R/W
Reset								0h								0h

RXTIDE    Trigger point of RXTIDE interrupt

TXTIDE    Trigger point of TXTIDE interrupt

## SIMn +0030h      Data Register Used As Tx/Rx Data Register      SIMIFN\_SIM\_DATA

bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																DATA[7:0]
Type																R/W
Reset																-

DATA    Eight data digits, corresponding to the character being read or written

## SIMn +0034h      SIM FIFO Count Register      SIMIFN\_SIM\_COUNT

bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																COUNT[4:0]
Type																R/W
Reset																0h

COUNT    Number of characters in the SIM FIFO when read and flushes when written.

## SIMn +0040h      SIM Activation Time Register      SIMIFN\_SIM\_ATIME

bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																ATIME[9:0]
Type																R/W
Reset																2BEh

**ATIME** Defines the duration, in 64 SIM clock cycles, of the time taken for each of the three stages of the card activation process, from SIMON transiting to “high” to turning on VCC, from turning on VCC to pull data “high” and then from pulling data “high” to turning on CLK.

SIMn +0044h      SIM Deactivation Time Register      SIMIFN_SIM_DTIME																
bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DTIME[5:0]															
Type	R/W															
Reset	Fh															

**DTIME** Defines the duration, in 64 13 MHz clock cycles, of the time taken for each of the three stages of the card deactivation sequence, from pulling RST “low” to turning off CLK, from turning off CLK to pulling data “low”, from pulling data “low” to turning off VCC.

SIMn +0048h      Character to Character Waiting Time Register      SIMIFN_SIM_TOUT																
bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	WTIME[21:0]															
Type	R/W															
Reset	260h															
bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WTIME[21:0]															
Type	R/W															
Reset	260h															

**WTIME** Maximum interval between the leading edge of two consecutive characters in 16 ETU units

SIMn +004Ch      Block to Block Guard Time Register      SIMIFN_SIM_GTIME																
bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GTIME[3:0]															
Type	R/W															
Reset	10d															

**GTIME** Minimum interval between the leading edge of two consecutive characters sent in opposite directions in ETU unit

SIMn +0050h      Block to Error Signal Time Register      SIMN_SIMETIME																
bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ETIME[5:0]															
Type	R/W															
Reset	15d															

**ETIME** Defines the interval, in 1/16 ETU unit, between the end of the transmitted parity bit and the time to check the parity error signal sent from SIM card.

SIMn +0054h Active High Period Control Register																SIMIFN_SIM_EXT_TIME	
bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name																	EXT_TIME[3:0]
Type																	R/W
Reset																	1d

**EXT\_TIME** Defines the interval, in 1/16 ETU unit, between the end of the transmitted parity bit and the time to switch SIO to input mode. This value should be smaller than ETIME.

SIMn +0058h Character to Character Guard Time Register																SIMIFN_SIM_CGTIME	
bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name																	CGTIME[7:0]
Type																	R/W
Reset																	2h

**CGTIME** Defines the minimum interval between the leading edges of two consecutive characters in ETU unit.  
In the same transmission direction, the minimum interval is (12 + CGTIME) ETU. In opposite transmission direction, the minimum interval is (12 + CGTIME + GTIME) ETU.

SIMn +0060h SIM Command Header Register: INS																SIMIFN_SIM_INS	
bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name																	SIMINS[7:0]
Type																	R/W
Reset																	0h

**SIMINS** This field should be identical to the INS instruction code. When writing to this register, the T = 0 controller will be activated and data transfer initiated.

**INSD** Instruction direction

- 0 T = 0 controller receives data from the SIM card.
- 1 T = 0 controller sends data to the SIM card.

SIMn +0064h SIM Command Header Register: P3																SIMIFN_SIM_IMP3 (ICC_LEN)	
bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name																	SIMP3[8]
Type																	R
Reset																	0h

**SIMP3** This field should be identical to the P3 instruction code. It should be written prior to the SIM\_INS register. When the data transfer is being conducted, this field will show the number of the remaining data to be sent or to be received.

SIMn +0068h      SIM Procedure Byte Register: SW1																SIMIFN_SIM_SW1 (ICC_LEN)	
bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	SIMSW1[7:0]																
Type	R																
Reset	0h																

**SIMSW1** This field holds the last received procedure byte for debugging. When the T0END interrupt occurs, it will keep the SW1 procedure byte.

SIMn +006Ch      SIM Procedure Byte Register: SW2																SIMIFN_SIM_SW2 (ICC_EDC)	
bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	SIMSW2[7:0]																
Type	R																
Reset	0h																

**SIMSW2** This field holds the SW2 procedure byte

SIMn +0070h      SIM ATR State Register																SIMIFN_SIM_ATRSTA	
bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	AL    IR																OFF
Type	R    R																R
Reset	0h    0h																1h

The SIM card is initially turned off. After configuring SIMON of SIMn\_SIM\_CTRL and ATR procedure, SIMn\_SIM\_ATRSTA will set IR or AL to 1 to indicate the card's feature.

**OFF** Indicates On/Off of the SIM card

**IR** SIM card is IR (internal reset) card

**AL** SIM card is AL (active low reset) card

SIMn +0074h      SIM Protocol State Register																SIMIFN_SIM_STATUS	
bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	ALL    ONE																IDLE
Type	R    R																R
Reset	0h    0h																1h

T0 or T1 protocol of the SIM card is initially turned off. When T0 or T1 protocol is turned on, SIMn\_SIM\_T0STA will transit between ONE or ALL according to the procedure byte of the SIM card.

**IDLE** SIM card's T0 or T1 protocol is active or idle.

**ONE** SIM card will send the next byte

**ALL** SIM card will send all the remaining bytes.

SIMn +0080h Data Register Used As Tx/Rx Data Register SIMIFN\_SIM\_DMADATA

bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																DATA[7:0]
Type																R/W
Reset																-

**DATA** Eight data digits, corresponding to the character being read or written

SIMn +0090h SIM Module Debug Register SIMIFN\_SIM\_DBG

bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					DBG7	DBG6	DBG5	DBG4								DBG3[4:0]
Type					R	R	R	R								R
Reset					0h	0h	0h	0h								0h
bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							DBG2[4:0]									DBG1[4:0]
Type							R									R
Reset							0h									0h

**DBG1** Debugging register 1

**DBG2** Debugging register 2

**DBG3** Debugging register 3

**DBG4** Debugging register 4

**DBG5** Debugging register 5

**DBG6** Debugging register 6

**DBG7** Debugging register 7

SIMn +0094h SIM FIFO Data Debug Register SIMIFN\_SIM\_DBGDATA

bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							DBGRPTR[3:0]									DBGDATA[7:0]
Type							R									R
Reset							0h									-

**DBGDATA** FIFO data debugging register

There is no impact on data transmission when this register is read.

**DBGRPTR** FIFO read pointer related to DBGDATA

Automatically increases by 1 after this register is read.

## SIMn +00A0h      SIM SCLK PAD Control Register

## SIMIFN\_SIM\_SCLK

bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																DEBUG	ACD_F UNC
Type																R/W	R/W
Reset																0h	0h
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	IES_C TRL	IES_L V			TDSEL[1:0]		RDSEL[1:0]		R1	R0	PUPD	SMT	E4	E2		SR[1:0]	
Type	R/W	R/W			R/W		R/W		R/W	R/W	R/W	R/W	R/W	R/W		R/W	
Reset	0h	0h			0h		0h		0h	0h	1h	0h	1h			3h	

SR      Output slew rate control

High asserted. SR = 1, slower slew. SR = 0, no slew rate control.

For SIM card mode, SR[1:0] = [1 1] is the recommended setting to eliminate overshooting/undershooting. For non-SIM card mode, SR[1:0] = [0 0] is set for best speed.

E2      TX driving strength control

For SIM card mode, E2 = [1] is the recommended setting for SCLK/SRST/SIO. (SIO/SRST can use [0])

E4      TX driving strength control

For SIM card mode, E4 = [0] is the recommended setting for SCLK/SRST/SIO.

SMT      RX input buffer schmitt trigger hysteresis control enable

High asserted. SMT = 1, schmitt trigger enable.

For SIM card mode, SMT = [1] is the recommended setting.

PUPD      Weak pull-up/pull-down control

0      Pull-up

1      Pull-down

R0      Weak pull-up/pull-down resistance select

Check the table in register "R1".

R1      Weak pull-up/pull-down resistance select

Check the following table.

E	PUPD	R1	R0	R Value
0	0	0	0	High - Z
0	0	0	1	PU - 20k
0	0	1	0	PU - 5k
0	0	1	1	PU - 4k
0	1	0	0	High - Z
0	1	0	1	PD - 75k
0	1	1	0	PD - 75k
0	1	1	1	PD - 37.5k
1	x	x	x	High - Z

RDSEL      Selects RX duty

RDSEL[0]: Input buffer duty high when asserted. (high pulse width adjustment)

		RDSEL[1]: Input buffer duty low when asserted. (low pulse width adjustment) For SIM card mode, RDSEL = [0 0] is the recommended setting.
TDSEL	Selects TX duty	TDSEL[0]: Output level shifter duty high when asserted. (high pulse width adjustment) TDSEL[1]: Output level shifter duty low when asserted. (low pulse width adjustment) For SIM card mode, TDSEL = [0 0] is the recommended setting.
IES_LV	Controls IES (RX input buffer enable) parking level in IES direct control mode  High asserted. Datapath: From IO to O. IES = 0, O = 0.  In quiescent mode, IES = 0 is suggested for power saving.	
IES_CTRL	Enables IES direct control mode	
ACD_FUNC	ACD function mode for analog designer	
DEBUG	Output PAD related signals for monitoring	
	0 Disable 1 Enable	

SIMn +00A4h      SIM SRST PAD Control Register															SIMIFN_SIM_SRST			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name	IES_C	IES_L	TRL		TDSEL[1:0]		RDSEL[1:0]		R1	R0	PUPD	SMT	E4	E2	SR[1:0]			
Type	R/W	R/W			R/W		R/W		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0h	0h			0h		0h		0h	0h	0h	1h	0h	1h	3h			

SR	Output slew rate control  High asserted. SR = 1, slower slew. SR = 0, no slew rate control.  For SIM card mode, SR[1:0] = [1 1] is the recommended setting to eliminate overshooting/undershooting. For non-SIM card mode, SR[1:0] = [0 0] is set for best speed.
E2	TX driving strength control  For SIM card mode, E2 = [1] is the recommended setting for SCLK/SRST/SIO. (SIO/SRST can use [0])
E4	TX driving strength control  For SIM card mode, E4 = [0] is the recommended setting for SCLK/SRST/SIO.
SMT	RX input buffer schmitt trigger hysteresis control enable  High asserted. SMT = 1, schmitt trigger enable.  For SIM card mode, SMT = [1] is the recommended setting.
PUPD	Weak pull-up/pull-down control  0 Pull-up 1 Pull-down
R0	Weak pull-up/pull-down resistance select  Check the table in register "R1".
R1	Weak pull-up/pull-down resistance select  Check the following table.

E	PUPD	R1	R0	R Value
0	0	0	0	High - Z

E	PUPD	R1	R0	R Value
0	0	0	1	PU – 20k
0	0	1	0	PU – 5k
0	0	1	1	PU – 4k
0	1	0	0	High – Z
0	1	0	1	PD – 75k
0	1	1	0	PD – 75k
0	1	1	1	PD – 37.5k
1	x	x	x	High - Z

- RDSEL** Selects RX duty  
RDSEL[0]: Input buffer duty high when asserted. (high pulse width adjustment)  
RDSEL[1]: Input buffer duty low when asserted. (low pulse width adjustment)  
For SIM card mode, RDSEL = [0 0] is the recommended setting.
- TDSEL** Selects TX duty  
TDSEL[0]: Output level shifter duty high when asserted. (high pulse width adjustment)  
TDSEL[1]: Output level shifter duty low when asserted. (low pulse width adjustment)  
For SIM card mode, TDSEL = [0 0] is the recommended setting.
- IES\_LV** Controls IES (RX input buffer enable) parking level in IES direct control mode  
High asserted. Datapath: From IO to O. IES = 0, O = 0.  
In quiescent mode, IES = 0 is suggested for power saving.
- IES\_CTRL** Enables IES direct control mode

SIMn +00A8h      SIM SIO PAD Control Register      SIMIFN_SIM_SIO																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	IES_C	IES_L_V			TDSEL[1:0]	RDSEL[1:0]			R1	R0	PUPD	SMT	E4	E2	SR[1:0]	
Type	R/W	R/W			R/W		R/W		R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0h	0h			0h	0h	1h	0h	0h	1h	0h	1h	0h	1h	3h	

- SR** Output slew rate control  
High asserted. SR = 1, slower slew. SR = 0, no slew rate control.  
For SIM card mode, SR[1:0] = [1 1] is the recommended setting to eliminate overshooting/undershooting. For non-SIM card mode, SR[1:0] = [0 0] is set for best speed.
- E2** TX driving strength control  
For SIM card mode, E2 = [1] is the recommended setting for SCLK/SRST/SIO. (SIO/SRST can use [0])
- E4** TX driving strength control  
For SIM card mode, E4 = [0] is the recommended setting for SCLK/SRST/SIO.
- SMT** RX input buffer schmit trigger hysteresis control enable  
High asserted. SMT = 1, schmit trigger enable.  
For SIM card mode, SMT = [1] is the recommended setting.
- PUPD** Weak pull-up/pull-down control  
0 Pull-up

- 1 Pull-down
- R0 Weak pull-up/pull-down resistance select  
Check the table in register “R1”.
- R1 Weak pull-up/pull-down resistance select  
Check the following table.  
For SIO, [R1 R0] = [1 0] is the recommended setting for 5k weak pull-up. In 4 SIM application and SIO is connected to external SIM switch, please disable pull-up resistance. ([R1 R0] = [0 0])

E	PUPD	R1	R0	R Value
0	0	0	0	High - Z
0	0	0	1	PU - 20k
0	0	1	0	PU - 5k
0	0	1	1	PU - 4k
0	1	0	0	High - Z
0	1	0	1	PD - 75k
0	1	1	0	PD - 75k
0	1	1	1	PD - 37.5k
1	x	x	x	High - Z

- RDSEL Selects RX duty  
RDSEL[0]: Input buffer duty high when asserted. (high pulse width adjustment)  
RDSEL[1]: Input buffer duty low when asserted. (low pulse width adjustment)  
For SIM card mode, RDSEL = [0 0] is the recommended setting.
- TDSEL Selects TX duty  
TDSEL[0]: Output level shifter duty high when asserted. (high pulse width adjustment)  
TDSEL[1]: Output level shifter duty low when asserted. (low pulse width adjustment)  
For SIM card mode, TDSEL = [0 0] is the recommended setting.
- IES\_LV Controlling IES (RX input buffer enable) parking level in IES direct control mode  
High asserted. Datapath: From IO to O. IES = 0, O = 0.  
In quiescent mode, IES = 0 is suggested for power saving.
- IES\_CTRL Enables IES direct control mode

SIMn +00ACh SIM Monitor Register																SIMIFN_SIM_MON			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name	MON12	MON11	MON10		MON9	MON8	MON7		MON6	MON5	MON4		MON3	MON2	MON1				
Type	R	R	R		R	R	R		R	R	R		R	R	R				
Reset	0h	0h	0h		0h	0h	0h		0h	0h	0h		0h	0h	0h				

- MON1 Monitor signal 1  
MON2 Monitor signal 2  
MON3 Monitor signal 3  
MON4 Monitor signal 4  
MON5 Monitor signal 5

MON6	Monitor signal 6
MON7	Monitor signal 7
MON8	Monitor signal 8
MON9	Monitor signal 9
MON10	Monitor signal 10
MON11	Monitor signal 11
MON12	Monitor signal 12

SIMn+00B0h	SIM Test Select															SIMIFN_SIM_SEL	
bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name																SIMSEL	
Type																R/W	
Reset																3'b001	

- SIMSEL** Selects monitor SIMRST, SIMCLK, SIMIO input signal
- 001** SIMRST input is monitored.
  - 010** SIMCLK input is monitored.
  - 100** SIMSIO input is monitored.
  - Others** No meaning

### 3.2.2 SIM Card Insertion and Removal

The detection of physical connection to the SIM card and card removal can be done by the external interrupt controller or by GPIO.

### 3.2.3 Card activation and Deactivation

The card activation and deactivation sequence are both controlled by H/W. The MCU initiates the activation sequence by writing “1” to bit 0 of the SIM\_CTRL register, and then the interface performs the following activation sequence:

- Assert SIMRST “low”
- Set SIMVCC at “high” level and SIMDATA in the reception mode
- Enable SIMCLK clock
- De-assert SIMRST “high” (required if it belongs to active low reset SIM card)

The final step in a typical card session is contacting deactivation in case the card will be electrically damaged. The deactivation sequence is initiated by writing “0” to bit 0 of the SIM\_CTRL register, and the interface will perform the following deactivation sequence:

- Assert SIMRST “low”
- Set SCIMCLK at “low” level
- Set SIMDATA at “low” level
- Set SIMVCC at “low” level

## 3.2.4 Answering to Reset Sequence

After the card is activated, a reset operation will result in an answer from the card consisting of the initial character TS, followed by maximum 32 characters. The initial character TS provides a bit synchronization sequence and defines the conventions to interpret data bytes in all subsequent characters.

On reception of the first character, TS, the MCU should read this character, establish the respective required convention and re-program the related registers. These processes should be completed prior to the completion of reception of the next character. Next, the remainder of the ATR sequence will be received, read via the SIM\_DATA in the selected convention and interpreted by the S/W.

The timing requirement and procedures for ATR sequence are handled by H/W and shall meet the requirement of ISO 7816-3, as shown in Figure 23.




Figure 23. Answering to reset sequence

Table 43. Time-out condition for answering to reset sequence

Time	Value	Comment
T1	> 400 SIMCLK	SIMCLK start to ATR appears
T2	< 200 SIMCLK	SIMCLK start to SIMDATa in reception mode
T3	> 40,000 SIMCLK	SIMCLK start to SIMRST "high"
T4	-	SIMVCC "high" to SIMCLK start
T5	-	SIMRST "low" to SIMCLK stop
T6	-	SIMCLK stop to SIMDATa "low"
T7	-	SIMDATA "low" to SIMVCC "low"

### 3.2.5 SIM Data Transfer

There are two transfer modes provided, in software controlled byte by byte fashion or in a block fashion using T=0 controller and DMA controller. In both modes, the time-out counter can be enabled to monitor the elapsed time between two consecutive bytes.

#### 3.2.5.1 Byte Transfer Mode

This mode is used during ATR and PPS procedure. In this mode, the SIM interface only ensures error free character transmission and reception.

##### Receiving characters

Upon detection of the start-bit sent by SIM card, the interface transforms into reception mode and the following bits are shifted into an internal register. If no parity error is detected or the character-received handshaking is disabled, the received-character will be written into the SIM FIFO and the SIM\_COUNT register increased by one. Otherwise, the SIMDATA line will be held “low” at 0.5 etu after detecting the parity error for 1.5 etus, and the character will be re-received. If a character fails to be received correctly for the RXRETRY times, the receive-handshaking will be aborted, the last-received character written into the SIM FIFO, the SIM\_COUNT increased by one and the RXERR interrupt generated.

When the number of characters held in the received FIFO exceeds the level defined in the SIM\_TIDE register, a RXTIDE interrupt will be generated. The number of characters held in the SIM FIFO can be determined by reading the SIM\_COUNT register, and writing to this register will flush the SIM FIFO.

##### Sending characters

Characters that are to be sent to the card are first written into the SIM FIFO and then automatically transmitted to the card at timed intervals. If character-transmitted handshaking is enabled, the SIMDATA line will be sampled at 1 etu after the parity bit. If the card indicates that it does not receive the character correctly, the character will be re-transmitted for maximum of TXRETRY times before a TXERR interrupt is generated and the transmission is aborted. Otherwise, the succeeding byte in the SIM FIFO will be transmitted.

If a character fails to be transmitted and a TXERR interrupt is generated, the interface will need to be reset by flushing the SIM FIFO before any subsequent transmission or reception operation.

When the number of characters held in the SIM FIFO falls below the level defined in the SIM\_TIDE register, a TXTIDE interrupt will be generated. The number of characters held in the SIM FIFO can be determined by reading the SIM\_COUNT register, and writing to this register will flush the SIM FIFO.

### 3.2.5.2 Block Transfer Mode

Basically the SIM interface is designed to work in conjunction with the T=0 protocol controller and the DMA controller during non-ATR and non-PPS phase, though it is still possible for software to service the data transfer manually as in the byte transfer mode if necessary. Thus the T=0 protocol should be controlled by software.

The T=0 controller can be accessed via four registers representing the instruction header bytes INS and P3, and the procedure bytes SW1 and SW2. The registers are:

- SIM\_INS, SIM\_P3
- SIM\_SW1, SIM\_SW2

During the character transfer, SIM\_P3 holds the number of characters to be sent or to be received, and SIM\_SW1 holds the last received procedure byte including NULL, ACK, NACK and SW1 for debugging.

#### Data receiving instruction

Data receiving instructions receive data from the SIM card. See the following instantiated procedure.

1. Enable the T=0 protocol controller by setting the T0EN bit to 1 in the SIM\_CONF register.
2. Program the SIM\_TIDE register to 0x0000 (TXTIDE = 0, RXTIDE = 0).
3. Program the SIM\_IRQEN to 0x019C (enable RXERR, TXERR, T0END, TOUT and OVRUN interrupts).
4. Write CLA, INS, P1, P2 and P3 into SIM FIFO.
5. Program the DMA controller:
  - DMA $n$ \_MSBSRC and DMA $n$ \_LSBSRC: Address of the SIM\_DATA register
  - DMA $n$ \_MSBDST and DMA $n$ \_LSBDST: Memory address reserved to store the received characters
  - DMA $n$ \_COUNT: Identical to P3 or 256 (if P3 = 0)
  - DMA $n$ \_CON: 0x0078
6. Write P3 into the SIM\_P3 register and then INS into SIM\_INS register. (Data transfer is initiated now.)
7. Enable the time-out counter by setting the TOUT bit to 1 in the SIM\_CONF register.
8. Start the DMA controller by writing 0x8000 into the DMA $n$ \_START register.

Upon completion of the data receiving instruction, T0END interrupt will be generated and the time-out counter should be disabled by setting the TOUT bit to 0 in the SIM\_CONF register.

If error occurs during the data transfer (RXERR, TXERR, OVRUN or TOUT interrupt is generated), the SIM card should be deactivated first and then activate the prior subsequent operations.

#### Data sending instruction

Data sending instructions send data to the SIM card. See the following instantiated procedure.

1. Enable the T=0 protocol controller by setting the T0EN bit to 1 in the SIM\_CONF register.
2. Program the SIM\_TIDE register to 0x0100 (TXTIDE = 1, RXTIDE = 0)
3. Program the SIM\_IRQEN to 0x019C (enable RXERR, TXERR, T0END, TOUT and OVRUN interrupts)
4. Write CLA, INS, P1, P2 and P3 into SIM FIFO
5. Program the DMA controller:
  - DMA $n$ \_MSBSRC and DMA $n$ \_LSBSRC: Memory address reserved to store the transmitted characters
  - DMA $n$ \_MSBDST and DMA $n$ \_LSBDST: Address of the SIM\_DATA register
  - DMA $n$ \_COUNT: Identical to P3
  - DMA $n$ \_CON: 0x0074
6. Write P3 into the SIM\_P3 register and then (0x0100 | INS) into SIM\_INS register. (Data transfer is initiated now.)
7. Enable the time-out counter by setting the TOUT bit to 1 in the SIM\_CONF register.
8. Start the DMA controller by writing 0x8000 into the DMA $n$ \_START register.

Upon completion of the data sending instruction, T0END interrupt will be generated and the time-out counter should be disabled by setting the TOUT bit back to 0 in the SIM\_CONF register.

If error occurs during the data transfer (RXERR, TXERR, OVRUN or TOUT interrupt is generated), the SIM card should be deactivated first and then activate the prior subsequent operations.

### 3.3 Keypad Scanner

#### 3.3.1 General Description

The keypad supports two types of keypads: 5\*5 double keypad and 5\*5 triple keypad.

The 5\*5 keypad can be divided into two parts: 1) The keypad interface including 5 columns and 5 rows (see Figure 24 and Figure 25); 2) The key detection block providing key pressed, key released and de-bounce mechanisms.

Each time the key is pressed or released, i.e. something different in the 5\*5 matrix, the key detection block senses the change and recognizes if a key has been pressed or released. Whenever the key status changes and is stable, a KEYPAD IRQ will be issued. The MCU can then read the key(s) pressed directly in the KP\_MEM1, KP\_MEM2, KP\_MEM3, KP\_MEM4 and KP\_MEM5 registers. To ensure the key pressed information is not missed, the status register in keypad is not read-cleared by the APB read command. The status register can only be changed by the key-pressed detection FSM.

This keypad can detect one or two keys pressed simultaneously. Figure 27 shows the one key pressed condition. Figure 28(a) and Figure 28(b) illustrate the two keys pressed cases. Since the key pressed detection depends on the HIGH or LOW level of the external keypad interface, if the keys are pressed at the same time and there exists a key that is on the same column and the same row with other keys, the pressed key cannot be correctly decoded. For example, if there are three key pressed: key1 = (x1,

$y_1$ ),  $key_2 = (x_2, y_2)$ , and  $key_3 = (x_1, y_2)$ , then both  $key_3$  and  $key_4 = (x_2, y_1)$  will be detected, and therefore they cannot be distinguished correctly. Hence, the keypad can detect only one or two keys pressed simultaneously at any combination. More than two keys pressed simultaneously in a specific pattern will retrieve the wrong information.

The  $5 \times 5$  double keypad (Figure 24) supports a  $5 \times 5 \times 2 = 50$  keys matrix. The 50 keys are divided into 25 sub groups and each group consists of 2 keys and a off-chip resistor.  $5 \times 5$  double keypad has another limitation, which is it cannot detect two keys pressed simultaneously when the two keys are in one group, i.e. the  $5 \times 5$  keypad cannot detect  $key_0$  and  $key_1$  pressed simultaneously or  $key_{15}$  and  $key_{16}$  pressed simultaneously.

The  $5 \times 5$  triple keypad (Figure 25) supports a  $5 \times 5 \times 3 = 75$  keys matrix. The 75 keys are divided into 25 sub groups and each group consists of 3 keys and two off-chip resistors.  $5 \times 5$  triple keypad has another limitation, which is it cannot detect three keys pressed simultaneously when the three keys are in one group, i.e.  $5 \times 5$  keypad cannot detect  $key_0$ ,  $key_1$  and  $key_2$  pressed simultaneously or  $key_{15}$ ,  $key_{16}$  and  $key_{17}$  pressed simultaneously.




Figure 24.  $5 \times 5$  double keypad matrix (50 keys)




Figure 25. 5x5 triple keypad matrix (75 keys)




Figure 26. 5x5 double keypad scan waveform




Figure 27. One key pressed with de-bounce mechanism denoted




Figure 28. (a) Two keys pressed, case 1; (b) Two keys pressed, case 2

### 3.3.2 Register Definitions

Module name: KP Base address: (+A00D0000)

Address	Name	Width	Register Function
A00D0000	<u>KP_STA</u>	16	<b>Keypad Status</b>
A00D0004	<u>KP_MEM1</u>	16	<b>Keypad Scanning Output Register</b> Shows the key-pressed status of key 0 (LSB) ~ key 15. Refer to Table 1 and Table 2.
A00D0008	<u>KP_MEM2</u>	16	<b>Keypad Scanning Output Register</b> Shows the key-pressed status of key 16 (LSB) ~ key 31. Refer to Table 1 and Table 2.
A00D000C	<u>KP_MEM3</u>	16	<b>Keypad Scanning Output Register</b> Shows the key-pressed status of key 32 (LSB) ~ key 47. Refer to Table 1 and Table 2.
A00D0010	<u>KP_MEM4</u>	16	<b>Keypad Scanning Output Register</b> Shows the key-pressed status of key 48 (LSB) ~ key 63. Refer to Table 1 and Table 2.
A00D0014	<u>KP_MEM5</u>	16	<b>Keypad Scanning Output Register</b> Shows the key-pressed status of key 64 (LSB) ~ key 77.

Address	Name	Width	Register Function
			Refer to Table 1 and Table 2.
A00D0018	<u>KP_DEBOUNCE</u>	16	<b>De-bounce Period Setting</b> Defines the waiting period before key pressing or release events are considered stable. If the de-bounce setting is too small, the keypad will be too sensitive and detect too many unexpected key presses. The suitable de-bounce time setting must be adjusted according to the user's habit.
A00D001C	<u>KP_SCAN_TIMING</u>	16	<b>Keypad Scan Timing Adjustment Register</b> Sets up the keypad scan timing. <i>Note: ROW_SCAN_DIV &gt; ROW_INTERVAL_DIV and COL_SCAN_DIV &gt; COL_INTERVAL_DIV.</i> <i>ROW_INTERVAL_DIV/COL_INTERVAL_DIV are used to lower the power consumption for it decreases the actual scan number during the de-bounce time.</i>
A00D0020	<u>KP_SEL</u>	16	<b>Keypad Selection Register</b> Selects: 1: Use the double keypad or triple keypad 2: Which cols and rows are used
A00D0024	<u>KP_EN</u>	16	<b>Keypad Enable Register</b> Enables/Disables keypad.

 A00D0000 KP\_STA Keypad Status 0000 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																STA
Type																RO
Reset																0

Bit(s)	Mnemonic	Name	Description
<b>Indicates the keypad status</b>			
0	<b>STA</b>	STA	The register is not cleared by the read operation. 0: No key pressed 1: Key pressed

 A00D0004 KP\_MEM1 Keypad Scanning Output Register FFFF 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	KEY15	KEY14	KEY13	KEY12	KEY11	KEY10	KEY9	KEY8	KEY7	KEY6	KEY5	KEY4	KEY3	KEY2	KEY1	KEY0
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Overview: Shows the key-pressed status of key 0 (LSB) ~ key 15. Refer to Table 1 and Table 2.

Bit(s)	Mnemonic	Name	Description
15	<b>KEY15</b>	KEY15	
14	<b>KEY14</b>	KEY14	
13	<b>KEY13</b>	KEY13	
12	<b>KEY12</b>	KEY12	

Bit(s)	Mnemonic	Name	Description
11	KEY11	KEY11	
10	KEY10	KEY10	
9	KEY9	KEY9	
8	KEY8	KEY8	
7	KEY7	KEY7	
6	KEY6	KEY6	
5	KEY5	KEY5	
4	KEY4	KEY4	
3	KEY3	KEY3	
2	KEY2	KEY2	
1	KEY1	KEY1	
0	KEY0	KEY0	

A00D0008 KP_MEM2 Keypad Scanning Output Register FFFF																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	KEY31	KEY30	KEY29	KEY28	KEY27	KEY26	KEY25	KEY24	KEY23	KEY22	KEY21	KEY20	KEY19	KEY18	KEY17	KEY16
Type	RO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

**Overview:** Shows the key-pressed status of key 16 (LSB) ~ key 31. Refer to Table 1 and Table 2.

Bit(s)	Mnemonic	Name	Description
15	KEY31	KEY31	
14	KEY30	KEY30	
13	KEY29	KEY29	
12	KEY28	KEY28	
11	KEY27	KEY27	
10	KEY26	KEY26	
9	KEY25	KEY25	
8	KEY24	KEY24	
7	KEY23	KEY23	
6	KEY22	KEY22	
5	KEY21	KEY21	
4	KEY20	KEY20	
3	KEY19	KEY19	
2	KEY18	KEY18	
1	KEY17	KEY17	
0	KEY16	KEY16	

A00D000C KP_MEM3 Keypad Scanning Output Register FFFF																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Name	KEY47	KEY46	KEY45	KEY44	KEY43	KEY42	KEY41	KEY40	KEY39	KEY38	KEY37	KEY36	KEY35	KEY34	KEY33	KEY32
Type	RO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

**Overview:** Shows the key-pressed status of key 32 (LSB) ~ key 47. Refer to Table 1 and Table 2.

Bit(s)	Mnemonic	Name	Description
15	<b>KEY47</b>	KEY47	
14	<b>KEY46</b>	KEY46	
13	<b>KEY45</b>	KEY45	
12	<b>KEY44</b>	KEY44	
11	<b>KEY43</b>	KEY43	
10	<b>KEY42</b>	KEY42	
9	<b>KEY41</b>	KEY41	
8	<b>KEY40</b>	KEY40	
7	<b>KEY39</b>	KEY39	
6	<b>KEY38</b>	KEY38	
5	<b>KEY37</b>	KEY37	
4	<b>KEY36</b>	KEY36	
3	<b>KEY35</b>	KEY35	
2	<b>KEY34</b>	KEY34	
1	<b>KEY33</b>	KEY33	
0	<b>KEY32</b>	KEY32	

#### A00D0010 KP\_MEM4 Keypad Scanning Output Register FFFF

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	KEY63	KEY62	KEY61	KEY60	KEY59	KEY58	KEY57	KEY56	KEY55	KEY54	KEY53	KEY52	KEY51	KEY50	KEY49	KEY48
Type	RO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

**Overview:** Shows the key-pressed status of key 48 (LSB) ~ key 63. Refer to Table 1 and Table 2.

Bit(s)	Mnemonic	Name	Description
15	<b>KEY63</b>	KEY63	
14	<b>KEY62</b>	KEY62	
13	<b>KEY61</b>	KEY61	
12	<b>KEY60</b>	KEY60	
11	<b>KEY59</b>	KEY59	
10	<b>KEY58</b>	KEY58	
9	<b>KEY57</b>	KEY57	
8	<b>KEY56</b>	KEY56	
7	<b>KEY55</b>	KEY55	
6	<b>KEY54</b>	KEY54	
5	<b>KEY53</b>	KEY53	

Bit(s)	Mnemonic	Name	Description
4	KEY52	KEY52	
3	KEY51	KEY51	
2	KEY50	KEY50	
1	KEY49	KEY49	
0	KEY48	KEY48	

A00D0014 KP_MEM5 Keypad Scanning Output Register															07FF	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						KEY74	KEY73	KEY72	KEY71	KEY70	KEY69	KEY68	KEY67	KEY66	KEY65	KEY64
Type						RO										
Reset						1	1	1	1	1	1	1	1	1	1	

**Overview:** Shows the key-pressed status of key 64 (LSB) ~ key 77. Refer to Table 1 and Table 2.

Bit(s)	Mnemonic	Name	Description
10	KEY74	KEY74	
9	KEY73	KEY73	
8	KEY72	KEY72	
7	KEY71	KEY71	
6	KEY70	KEY70	
5	KEY69	KEY69	
4	KEY68	KEY68	
3	KEY67	KEY67	
2	KEY66	KEY66	
1	KEY65	KEY65	
0	KEY64	KEY64	

The five registers list the status of 75 keys on the keypad. For 5\*5 keypad, KP\_MEM1~4 registers list the status of 75 keys on the keypad. When the MCU receives KEYPAD IRQ, both two registers must be read. If any key is pressed, the relative bit will be set to 0.

In order to work normally, the corresponding pull-up/down setting must be programmed correctly. If some keys can be used because their COL or ROW is used as GPIO, these corresponding enabling bit should be set.

**KEYS** Status list of the 75 keys.

A00D0018 KP_DEBOUNCE De-bounce Period Setting																0400
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DEBOUNCE																
RW																
Reset	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0

**Overview:** Defines the waiting period before key pressing or release events are considered stable. If the de-bounce setting is too small, the keypad will be too sensitive and detect too many unexpected key presses. The suitable de-bounce time setting must be adjusted according to the user's habit.


Bit(s)	Mnemonic	Name	Description
13:0	DEBOUNCE	DEBOUNCE	De-bounce time = KP_DEBOUNCE/32ms.

**A00D001C    KP\_SCAN\_TIMING    Keypad Scan Timing Adjustment Register    0011**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	COL_INTERVAL_DIV				ROW_INTERVAL_DIV				COL_SCAN_DIV				ROW_SCAN_DIV			
Type	RW				RW				RW				RW			
Reset	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1	0

**Overview:** Sets up the keypad scan timing. Note: ROW\_SCAN\_DIV > ROW\_INTERVAL\_DIV and COL\_SCAN\_DIV > COL\_INTERVAL\_DIV. ROW\_INTERVAL\_DIV/COL\_INTERVAL\_DIV are used to lower the power consumption for it decreases the actual scan number during the de-bounce time.

Bit(s)	Mnemonic	Name	Description
15:12	COL_INTERVAL_DIV	COL_INTERVAL_DIV	Sets up the COL SCAN interval cycle, i.e. cycles between two scans  Default 0 means there is 1 cycle between two high scan pulses.
11:8	ROW_INTERVAL_DIV	ROW_INTERVAL_DIV	Sets up the ROW SCAN interval cycle, i.e. cycles between two scans  Default 0 means there is 1 cycle between two high scan pulses.
7:4	COL_SCAN_DIV	COL_SCAN	Sets up the COL SCAN cycle which includes COL_INTERVAL_DIV and the high pulse period  Default 1 means there are 2 cycles for each scan, including 1 cycle high pulse and 1 cycle interval.
3:0	ROW_SCAN_DIV	ROW_SCAN	Sets up the ROW SCAN cycle which includes ROW_INTERVAL_DIV and the high pulse period  Default 1 means there are 2 cycles for each scan, including 1 cycle high pulse and 1 cycle interval.



**Figure 29. kp timing register**

A00D0020 KP\_SEL Keypad Selection Register FFC0 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	KP1_COL_SEL							SAMPLE_DELAY							KP_SEL	
Type	RW							RW							RW	
Reset	1	1	1	1	1						0	0	0	0	0	0

**Overview:** Selects 1: Use the double keypad or triple keypad; 2: Which cols and rows are used.

Bit(s)	Mnemonic	Name	Description
15:11	KP1_COL_SEL	KP1_COL_SEL	<b>Selects to use which col</b> 0: Disable corresponding column 1: Enable corresponding column
5:1	SAMPLE_DELAY	SAMPLE_DELAY	<b>Sets up delay cycles to sample col</b> 0: No delay n: n*31.25ns delay to sample col
0	KP_SEL	KP_SEL	<b>Selects to use double keypad or triple keypad</b> 0: Use triple keypad 1: Use double keypad

 A00D0024 KP\_EN Keypad Enable Register 0001 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																KP_EN
Type																RW
Reset																1

**Overview:** Enables/Disables keypad.

Bit(s)	Mnemonic	Name	Description
0	KP_EN	KP_EN	0: Disable keypad (Both double and triple keypads will not work.) 1: Enable keypad (Only either of double or triple keypads can work.)

Table 44. 5\*5 double KEY's order number in COL/ROW matrix

	COL0	COL1	COL2	COL3	COL4
ROW4	60/61	63/64	66/67	69/70	72/73
ROW3	45/46	48/49	51/52	54/55	57/58
ROW2	30/31	33/34	36/37	39/40	42/43
ROW1	15/16	18/19	21/22	24/25	27/28
ROW0	0/1	3/4	6/7	9/10	12/13

Table 45. 5\*5 triple KEY's order number in COL/ROW matrix

	COL0	COL1	COL2	COL3	COL4
ROW4	60/61/62	63/64/65	66/67/68	69/70/71	72/73/74

ROW3	45/46/47	48/49/50	51/52/53	54/55/56	57/58/59
ROW2	30/31/32	33/34/35	36/37/38	39/40/41	42/43/44
ROW1	15/16/17	18/19/20	21/22/23	24/25/26	27/28/29
ROW0	0/1/2	3/4/5	6/7/8	9/10/11	12/13/14

## 3.4 General Purpose Inputs/Outputs

### 3.4.1 General Description

MT6261D offers 56 general purpose I/O pins. By setting up the control registers, the MCU software can control the direction, the output value, and read the input values on these pins. These GPIOs and GPOs are multiplexed with other functions to reduce the pin count. In addition, all GPO pins are removed. To facilitate application use, the software can configure which clock to send outside the chip. There are 6 clock-out ports embedded in 56 GPIO pins, and each clock-out can be programmed to output appropriate clock source. Besides, when 2 GPIO function for the same peripheral IP, the smaller GPIO serial numbers have higher priority than larger numbers.




Figure 30. GPIO block diagram

### 3.4.2 Register Definitions

Module name: `gpio_reg` Base address: (+A0020000h)

Address	Name	Width	Register Function
A0020000	<u>GPIO_DIR0</u>	32	<b>GPIO Direction Control</b> Configures GPIO direction
A0020004	<u>GPIO_DIR0_SET</u>	32	<b>GPIO Direction Control</b> For bitwise access of GPIO_DIR0
A0020008	<u>GPIO_DIR0_CLR</u>	32	<b>GPIO Direction Control</b> For bitwise access of GPIO_DIR0
A0020010	<u>GPIO_DIR1</u>	32	<b>GPIO Direction Control</b> Configures GPIO direction
A0020014	<u>GPIO_DIR1_SET</u>	32	<b>GPIO Direction Control</b> For bitwise access of GPIO_DIR1
A0020018	<u>GPIO_DIR1_CLR</u>	32	<b>GPIO Direction Control</b> For bitwise access of GPIO_DIR1
A0020100	<u>GPIO_PULLEN0</u>	32	<b>GPIO Pull-up/down Enable Control</b>

Address	Name	Width	Register Function
			Configures GPIO pull enabling
A0020104	<u>GPIO_PULLEN0_SET</u>	32	<b>GPIO Pull-up/down Enable Control</b> For bitwise access of GPIO_PULLEN0
A0020108	<u>GPIO_PULLEN0_CLR</u>	32	<b>GPIO Pull-up/down Enable Control</b> For bitwise access of GPIO_PULLEN0
A0020110	<u>GPIO_PULLEN1_SET</u>	32	<b>GPIO Pull-up/down Enable Control</b> Configures GPIO pull enabling
A0020114	<u>GPIO_PULLEN1_CLR</u>	32	<b>GPIO Pull-up/down Enable Control</b> For bitwise access of GPIO_PULLEN1
A0020118	<u>GPIO_PULLEN1_CLR</u>	32	<b>GPIO Pull-up/down Enable Control</b> For bitwise access of GPIO_PULLEN1
A0020200	<u>GPIO_DINV0</u>	32	<b>GPIO Data Inversion Control</b> Configures GPIO inversion enabling
A0020204	<u>GPIO_DINV0_SE_I</u>	32	<b>GPIO Data Inversion Control</b> For bitwise access of GPIO_DINV0
A0020208	<u>GPIO_DINV0_CLR</u>	32	<b>GPIO Data Inversion Control</b> For bitwise access of GPIO_DINV0
A0020210	<u>GPIO_DINV1</u>	32	<b>GPIO Data Inversion Control</b> Configures GPIO inversion enabling
A0020214	<u>GPIO_DINV1_SE_I</u>	32	<b>GPIO Data Inversion Control</b> For bitwise access of GPIO_DINV1
A0020218	<u>GPIO_DINV1_CLR</u>	32	<b>GPIO Data Inversion Control</b> For bitwise access of GPIO_DINV1
A0020300	<u>GPIO_DOUT0</u>	32	<b>GPIO Output Data Control</b> Configures GPIO output value
A0020304	<u>GPIO_DOUT0_SET</u>	32	<b>GPIO Output Data Control</b> For bitwise access of GPIO_DIR0
A0020308	<u>GPIO_DOUT0_CLR</u>	32	<b>GPIO Output Data Control</b> For bitwise access of GPIO_DIR0
A0020310	<u>GPIO_DOUT1</u>	32	<b>GPIO Output Data Control</b> Configures GPIO output value
A0020314	<u>GPIO_DOUT1_SET</u>	32	<b>GPIO Output Data Control</b> For bitwise access of GPIO_DIR1
A0020318	<u>GPIO_DOUT1_CLR</u>	32	<b>GPIO Output Data Control</b> For bitwise access of GPIO_DIR1
A0020400	<u>GPIO_DIN0</u>	32	<b>GPIO Input Data Value</b> Reads GPIO input value
A0020410	<u>GPIO_DIN1</u>	32	<b>GPIO Input Data Value</b> Reads GPIO input value
A0020500	<u>GPIO_PULLSEL0</u>	32	<b>GPIO Pullsel Control</b> Configures GPIO PUPD selection
A0020504	<u>GPIO_PULLSEL0_SET</u>	32	<b>GPIO Pullsel Control</b> For bitwise access of GPIO_PULLSEL0
A0020508	<u>GPIO_PULLSEL0_CLR</u>	32	<b>GPIO Pullsel Control</b> For bitwise access of GPIO_PULLSEL0
A0020510	<u>GPIO_PULLSEL1</u>	32	<b>GPIO Pullsel Control</b> Configures GPIO PUPD selection
A0020514	<u>GPIO_PULLSEL1_SET</u>	32	<b>GPIO Pullsel Control</b> For bitwise access of GPIO_PULLSEL1
A0020518	<u>GPIO_PULLSEL1_CLR</u>	32	<b>GPIO Pullsel Control</b> For bitwise access of GPIO_PULLSEL1

Address	Name	Width	Register Function
A0020600	<u>GPIO_SMT0</u>	32	<b>GPIO SMT Control</b> Configures GPIO Schmit trigger control
A0020604	<u>GPIO_SMT0_SET</u>	32	<b>GPIO SMT Control</b> For bitwise access of GPIO_SMT0
A0020608	<u>GPIO_SMT0_CLR</u>	32	<b>GPIO SMT Control</b> For bitwise access of GPIO_SMT0
A0020610	<u>GPIO_SMT1</u>	32	<b>GPIO SMT Control</b> Configures GPIO Schmit trigger control
A0020614	<u>GPIO_SMT1_SET</u>	32	<b>GPIO SMT Control</b> For bitwise access of GPIO_SMT1
A0020618	<u>GPIO_SMT1_CLR</u>	32	<b>GPIO SMT Control</b> For bitwise access of GPIO_SMT1
A0020700	<u>GPIO_SR0</u>	32	<b>GPIO SR Control</b> Configures GPIO slew rate control
A0020704	<u>GPIO_SR0_SET</u>	32	<b>GPIO SR Control</b> For bitwise access of GPIO_SR0
A0020708	<u>GPIO_SR0_CLR</u>	32	<b>GPIO SR Control</b> For bitwise access of GPIO_SR0
A0020710	<u>GPIO_SR1</u>	32	<b>GPIO SR Control</b> Configures GPIO slew rate control
A0020714	<u>GPIO_SR1_SET</u>	32	<b>GPIO SR Control</b> For bitwise access of GPIO_SR1
A0020718	<u>GPIO_SR1_CLR</u>	32	<b>GPIO SR Control</b> For bitwise access of GPIO_SR1
A0020720	<u>GPIO_SIM_SR</u>	32	<b>GPIO SIM SR Control</b> Configures GPIO slew rate control for SIM IO
A0020724	<u>GPIO_SIM_SR_SET</u>	32	<b>GPIO SIM SR Control</b> For bitwise access of GPIO_SIM_SR
A0020728	<u>GPIO_SIM_SR_CLR</u>	32	<b>GPIO SIM SR Control</b> For bitwise access of GPIO_SIM_SR
A0020800	<u>GPIO_DRV0</u>	32	<b>GPIO DRV Control</b> Configures GPIO driving control
A0020804	<u>GPIO_DRV0_SET</u>	32	<b>GPIO DRV Control</b> For bitwise access of GPIO_DRV0
A0020808	<u>GPIO_DRV0_CLR</u>	32	<b>GPIO DRV Control</b> For bitwise access of GPIO_DRV0
A0020810	<u>GPIO_DRV1</u>	32	<b>GPIO DRV Control</b> Configures GPIO driving control
A0020814	<u>GPIO_DRV1_SET</u>	32	<b>GPIO DRV Control</b> For bitwise access of GPIO_DRV1
A0020818	<u>GPIO_DRV1_CLR</u>	32	<b>GPIO DRV Control</b> For bitwise access of GPIO_DRV1
A0020900	<u>GPIO_IES0</u>	32	<b>GPIO IES Control</b> Configures GPIO input enabling control
A0020904	<u>GPIO_IES0_SET</u>	32	<b>GPIO IES Control</b> For bitwise access of GPIO_IES0
A0020908	<u>GPIO_IES0_CLR</u>	32	<b>GPIO IES Control</b> For bitwise access of GPIO_IES0
A0020910	<u>GPIO_IES1</u>	32	<b>GPIO IES Control</b> Configures GPIO input enabling control
A0020914	<u>GPIO_IES1_SET</u>	32	<b>GPIO IES Control</b>

Address	Name	Width	Register Function
			For bitwise access of GPIOIES1
A0020918	<u>GPIO_IERS1_CLR</u>	32	<b>GPIO IES Control</b> For bitwise access of GPIOIES1
A0020A00	<u>GPIO_PUPD0</u>	32	<b>GPIO PUPD Control</b> Configures GPIO PUPD control
A0020A04	<u>GPIO_PUPD0_SET</u>	32	<b>GPIO PUPD Control</b> For bitwise access of GPIO_PUPD0
A0020A08	<u>GPIO_PUPD0_CLR</u>	32	<b>GPIO PUPD Control</b> For bitwise access of GPIO_PUPD0
A0020A10	<u>GPIO_PUPD1</u>	32	<b>GPIO PUPD Control</b> Configures GPIO PUPD control
A0020A14	<u>GPIO_PUPD1_SET</u>	32	<b>GPIO PUPD Control</b> For bitwise access of GPIO_PUPD1
A0020A18	<u>GPIO_PUPD1_CLR</u>	32	<b>GPIO PUPD Control</b> For bitwise access of GPIO_PUPD1
A0020B00	<u>GPIO_RESEN0_0</u>	32	<b>GPIO R0 Control</b> Configures GPIO R0 control
A0020B04	<u>GPIO_RESEN0_0_SET</u>	32	<b>GPIO R0 Control</b> For bitwise access of GPIO_RESEN0_0
A0020B08	<u>GPIO_RESEN0_0_CLR</u>	32	<b>GPIO R0 Control</b> For bitwise access of GPIO_RESEN0_0
A0020B10	<u>GPIO_RESEN0_1</u>	32	<b>GPIO R0 Control</b> Configures GPIO R0 control
A0020B14	<u>GPIO_RESEN0_1_SET</u>	32	<b>GPIO R0 Control</b> For bitwise access of GPIO_RESEN0_1
A0020B18	<u>GPIO_RESEN0_1_CLR</u>	32	<b>GPIO R0 Control</b> For bitwise access of GPIO_RESEN0_1
A0020B20	<u>GPIO_RESEN1_0</u>	32	<b>GPIO R1 Control</b> Configures GPIO R1 control
A0020B24	<u>GPIO_RESEN1_0_SET</u>	32	<b>GPIO R1 Control</b> For bitwise access of GPIO_RESEN1_0
A0020B28	<u>GPIO_RESEN1_0_CLR</u>	32	<b>GPIO R1 Control</b> For bitwise access of GPIO_RESEN1_0
A0020B30	<u>GPIO_RESEN1_1</u>	32	<b>GPIO R1 Control</b> Configures GPIO R1 control
A0020B34	<u>GPIO_RESEN1_1_SET</u>	32	<b>GPIO R1 Control</b> For bitwise access of GPIO_RESEN1_1
A0020B38	<u>GPIO_RESEN1_1_CLR</u>	32	<b>GPIO R1 Control</b> For bitwise access of GPIO_RESEN1_1
A0020C00	<u>GPIO_MODE0</u>	32	<b>GPIO Mode Control</b> Configures GPIO aux. mode
A0020C04	<u>GPIO_MODE0_SET</u>	32	<b>GPIO Mode Control</b> For bitwise access of GPIO_MODE0
A0020C08	<u>GPIO_MODE0_CLR</u>	32	<b>GPIO Mode Control</b> For bitwise access of GPIO_MODE0
A0020C10	<u>GPIO_MODE1</u>	32	<b>GPIO Mode Control</b> Configures GPIO aux. mode
A0020C14	<u>GPIO_MODE1_SET</u>	32	<b>GPIO Mode Control</b> For bitwise access of GPIO_MODE1
A0020C18	<u>GPIO_MODE1_CLR</u>	32	<b>GPIO Mode Control</b> For bitwise access of GPIO_MODE1

Address	Name	Width	Register Function
A0020C20	<u>GPIO_MODE2</u>	32	<b>GPIO Mode Control</b> Configures GPIO aux. mode
A0020C24	<u>GPIO_MODE2_S ET</u>	32	<b>GPIO Mode Control</b> For bitwise access of GPIO_MODE2
A0020C28	<u>GPIO_MODE2_C LR</u>	32	<b>GPIO Mode Control</b> For bitwise access of GPIO_MODE2
A0020C30	<u>GPIO_MODE3</u>	32	<b>GPIO Mode Control</b> Configures GPIO aux. mode
A0020C34	<u>GPIO_MODE3_S ET</u>	32	<b>GPIO Mode Control</b> For bitwise access of GPIO_MODE3
A0020C38	<u>GPIO_MODE3_C LR</u>	32	<b>GPIO Mode Control</b> For bitwise access of GPIO_MODE3
A0020C40	<u>GPIO_MODE4</u>	32	<b>GPIO Mode Control</b> Configures GPIO aux. mode
A0020C44	<u>GPIO_MODE4_S ET</u>	32	<b>GPIO Mode Control</b> For bitwise access of GPIO_MODE4
A0020C48	<u>GPIO_MODE4_C LR</u>	32	<b>GPIO Mode Control</b> For bitwise access of GPIO_MODE4
A0020C50	<u>GPIO_MODE5</u>	32	<b>GPIO Mode Control</b> Configures GPIO aux. mode
A0020C54	<u>GPIO_MODE5_S ET</u>	32	<b>GPIO Mode Control</b> For bitwise access of GPIO_MODE5
A0020C58	<u>GPIO_MODE5_C LR</u>	32	<b>GPIO Mode Control</b> For bitwise access of GPIO_MODE5
A0020C60	<u>GPIO_MODE6</u>	32	<b>GPIO Mode Control</b> Configures GPIO aux. mode
A0020C64	<u>GPIO_MODE6_S ET</u>	32	<b>GPIO Mode Control</b> For bitwise access of GPIO_MODE6
A0020C68	<u>GPIO_MODE6_C LR</u>	32	<b>GPIO Mode Control</b> For bitwise access of GPIO_MODE6
A0020D10	<u>GPIO_TDSEL</u>	32	<b>GPIO TDSEL Control</b> GPIO TX duty control register
A0020D14	<u>GPIO_TDSEL_SE T</u>	32	<b>GPIO TDSEL Control</b> For bitwise access of GPIO_TDSEL
A0020D18	<u>GPIO_TDSEL_CL R</u>	32	<b>GPIO TDSEL Control</b> For bitwise access of GPIO_TDSEL
A0020E00	<u>CLK_OUT0</u>	32	<b>CLK Out Selection Control</b> CLK OUT0 Setting
A0020E10	<u>CLK_OUT1</u>	32	<b>CLK Out Selection Control</b> CLK OUT1 Setting
A0020E20	<u>CLK_OUT2</u>	32	<b>CLK Out Selection Control</b> CLK OUT2 Setting
A0020E30	<u>CLK_OUT3</u>	32	<b>CLK Out Selection Control</b> CLK OUT3 Setting
A0020E40	<u>CLK_OUT4</u>	32	<b>CLK Out Selection Control</b> CLK OUT4 Setting
A0020E50	<u>CLK_OUT5</u>	32	<b>CLK Out Selection Control</b> CLK OUT5 Setting

A0020000    GPIO\_DIR0    GPIO Direction Control    040008E0 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne	GPIO31	GPIO30	GPIO29	GPIO28	GPIO27	GPIO26	GPIO25	GPIO24	GPIO23	GPIO22	GPIO21	GPIO20	GPIO19	GPIO18	GPIO17	GPIO16
Type	RW															
Reset	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO1	GPIO1	GPIO1	GPIO9	GPIO8	GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2
Type	RW															
Reset	0	0	0	0	1	0	0	0	1	1	1	0	0	0	0	0

Overview: Configures GPIO direction

Bit(s)	Mnemonic	Name	Description
31	<b>GPIO31</b>	GPIO31_DIR	<b>GPIO31 direction control</b> 0: GPIO as input 1: GPIO as output
30	<b>GPIO30</b>	GPIO30_DIR	<b>GPIO30 direction control</b> 0: GPIO as input 1: GPIO as output
29	<b>GPIO29</b>	GPIO29_DIR	<b>GPIO29 direction control</b> 0: GPIO as input 1: GPIO as output
28	<b>GPIO28</b>	GPIO28_DIR	<b>GPIO28 direction control</b> 0: GPIO as input 1: GPIO as output
27	<b>GPIO27</b>	GPIO27_DIR	<b>GPIO27 direction control</b> 0: GPIO as input 1: GPIO as output
26	<b>GPIO26</b>	GPIO26_DIR	<b>GPIO26 direction control</b> 0: GPIO as input 1: GPIO as output
25	<b>GPIO25</b>	GPIO25_DIR	<b>GPIO25 direction control</b> 0: GPIO as input 1: GPIO as output
24	<b>GPIO24</b>	GPIO24_DIR	<b>GPIO24 direction control</b> 0: GPIO as input 1: GPIO as output
23	<b>GPIO23</b>	GPIO23_DIR	<b>GPIO23 direction control</b> 0: GPIO as input 1: GPIO as output
22	<b>GPIO22</b>	GPIO22_DIR	<b>GPIO22 direction control</b> 0: GPIO as input 1: GPIO as output
21	<b>GPIO21</b>	GPIO21_DIR	<b>GPIO21 direction control</b> 0: GPIO as input 1: GPIO as output
20	<b>GPIO20</b>	GPIO20_DIR	<b>GPIO20 direction control</b> 0: GPIO as input 1: GPIO as output
19	<b>GPIO19</b>	GPIO19_DIR	<b>GPIO19 direction control</b> 0: GPIO as input

Bit(s)	Mnemonic	Name	Description
18	<b>GPIO18</b>	GPIO18_DIR	1: GPIO as output <b>GPIO18 direction control</b> 0: GPIO as input 1: GPIO as output
17	<b>GPIO17</b>	GPIO17_DIR	<b>GPIO17 direction control</b> 0: GPIO as input 1: GPIO as output
16	<b>GPIO16</b>	GPIO16_DIR	<b>GPIO16 direction control</b> 0: GPIO as input 1: GPIO as output
15	<b>GPIO15</b>	GPIO15_DIR	<b>GPIO15 direction control</b> 0: GPIO as input 1: GPIO as output
14	<b>GPIO14</b>	GPIO14_DIR	<b>GPIO14 direction control</b> 0: GPIO as input 1: GPIO as output
13	<b>GPIO13</b>	GPIO13_DIR	<b>GPIO13 direction control</b> 0: GPIO as input 1: GPIO as output
12	<b>GPIO12</b>	GPIO12_DIR	<b>GPIO12 direction control</b> 0: GPIO as input 1: GPIO as output
11	<b>GPIO11</b>	GPIO11_DIR	<b>GPIO11 direction control</b> 0: GPIO as input 1: GPIO as output
10	<b>GPIO10</b>	GPIO10_DIR	<b>GPIO10 direction control</b> 0: GPIO as input 1: GPIO as output
9	<b>GPIO9</b>	GPIO9_DIR	<b>GPIO9 direction control</b> 0: GPIO as input 1: GPIO as output
8	<b>GPIO8</b>	GPIO8_DIR	<b>GPIO8 direction control</b> 0: GPIO as input 1: GPIO as output
7	<b>GPIO7</b>	GPIO7_DIR	<b>GPIO7 direction control</b> 0: GPIO as input 1: GPIO as output
6	<b>GPIO6</b>	GPIO6_DIR	<b>GPIO6 direction control</b> 0: GPIO as input 1: GPIO as output
5	<b>GPIO5</b>	GPIO5_DIR	<b>GPIO5 direction control</b> 0: GPIO as input 1: GPIO as output
4	<b>GPIO4</b>	GPIO4_DIR	<b>GPIO4 direction control</b> 0: GPIO as input 1: GPIO as output
3	<b>GPIO3</b>	GPIO3_DIR	<b>GPIO3 direction control</b> 0: GPIO as input 1: GPIO as output
2	<b>GPIO2</b>	GPIO2_DIR	<b>GPIO2 direction control</b> 0: GPIO as input 1: GPIO as output

Bit(s)	Mnemonic	Name	Description
1	GPIO1	GPIO1_DIR	<b>GPIO1 direction control</b> 0: GPIO as input 1: GPIO as output
0	GPIO0	GPIO0_DIR	<b>GPIO0 direction control</b> 0: GPIO as input 1: GPIO as output

A0020004 <u>GPIO_DIR0_SE</u> GPIO Direction Control																00000000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne	GPIO3 1	GPIO3 0	GPIO2 9	GPIO2 8	GPIO2 7	GPIO2 6	GPIO2 5	GPIO2 4	GPIO2 3	GPIO2 2	GPIO2 1	GPIO2 0	GPIO1 9	GPIO1 8	GPIO1 7	GPIO1 6
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne	GPIO1 5	GPIO1 4	GPIO1 3	GPIO1 2	GPIO1 1	GPIO1 0	GPIO9	GPIO8	GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview:** For bitwise access of GPIO\_DIR0

Bit(s)	Mnemonic	Name	Description
31	GPIO31	GPIO31_DIR	<b>Bitwise SET operation of GPIO31 direction</b> 0: Keep 1: SET bits
30	GPIO30	GPIO30_DIR	<b>Bitwise SET operation of GPIO30 direction</b> 0: Keep 1: SET bits
29	GPIO29	GPIO29_DIR	<b>Bitwise SET operation of GPIO29 direction</b> 0: Keep 1: SET bits
28	GPIO28	GPIO28_DIR	<b>Bitwise SET operation of GPIO28 direction</b> 0: Keep 1: SET bits
27	GPIO27	GPIO27_DIR	<b>Bitwise SET operation of GPIO27 direction</b> 0: Keep 1: SET bits
26	GPIO26	GPIO26_DIR	<b>Bitwise SET operation of GPIO26 direction</b> 0: Keep 1: SET bits
25	GPIO25	GPIO25_DIR	<b>Bitwise SET operation of GPIO25 direction</b> 0: Keep 1: SET bits
24	GPIO24	GPIO24_DIR	<b>Bitwise SET operation of GPIO24 direction</b> 0: Keep 1: SET bits
23	GPIO23	GPIO23_DIR	<b>Bitwise SET operation of GPIO23 direction</b> 0: Keep 1: SET bits
22	GPIO22	GPIO22_DIR	<b>Bitwise SET operation of GPIO22 direction</b>

Bit(s)	Mnemonic	Name	Description
			0: Keep 1: SET bits
21	<b>GPIO21</b>	GPIO21_DIR	<b>Bitwise SET operation of GPIO21 direction</b> 0: Keep 1: SET bits
20	<b>GPIO20</b>	GPIO20_DIR	<b>Bitwise SET operation of GPIO20 direction</b> 0: Keep 1: SET bits
19	<b>GPIO19</b>	GPIO19_DIR	<b>Bitwise SET operation of GPIO19 direction</b> 0: Keep 1: SET bits
18	<b>GPIO18</b>	GPIO18_DIR	<b>Bitwise SET operation of GPIO18 direction</b> 0: Keep 1: SET bits
17	<b>GPIO17</b>	GPIO17_DIR	<b>Bitwise SET operation of GPIO17 direction</b> 0: Keep 1: SET bits
16	<b>GPIO16</b>	GPIO16_DIR	<b>Bitwise SET operation of GPIO16 direction</b> 0: Keep 1: SET bits
15	<b>GPIO15</b>	GPIO15_DIR	<b>Bitwise SET operation of GPIO15 direction</b> 0: Keep 1: SET bits
14	<b>GPIO14</b>	GPIO14_DIR	<b>Bitwise SET operation of GPIO14 direction</b> 0: Keep 1: SET bits
13	<b>GPIO13</b>	GPIO13_DIR	<b>Bitwise SET operation of GPIO13 direction</b> 0: Keep 1: SET bits
12	<b>GPIO12</b>	GPIO12_DIR	<b>Bitwise SET operation of GPIO12 direction</b> 0: Keep 1: SET bits
11	<b>GPIO11</b>	GPIO11_DIR	<b>Bitwise SET operation of GPIO11 direction</b> 0: Keep 1: SET bits
10	<b>GPIO10</b>	GPIO10_DIR	<b>Bitwise SET operation of GPIO10 direction</b> 0: Keep 1: SET bits
9	<b>GPIO9</b>	GPIO9_DIR	<b>Bitwise SET operation of GPIO9 direction</b> 0: Keep 1: SET bits
8	<b>GPIO8</b>	GPIO8_DIR	<b>Bitwise SET operation of GPIO8 direction</b> 0: Keep 1: SET bits
7	<b>GPIO7</b>	GPIO7_DIR	<b>Bitwise SET operation of GPIO7 direction</b> 0: Keep 1: SET bits
6	<b>GPIO6</b>	GPIO6_DIR	<b>Bitwise SET operation of GPIO6 direction</b> 0: Keep 1: SET bits
5	<b>GPIO5</b>	GPIO5_DIR	<b>Bitwise SET operation of GPIO5 direction</b> 0: Keep

Bit(s)	Mnemonic	Name	Description
4	<b>GPIO4</b>	GPIO4_DIR	1: SET bits <b>Bitwise SET operation of GPIO4 direction</b> 0: Keep 1: SET bits
3	<b>GPIO3</b>	GPIO3_DIR	<b>Bitwise SET operation of GPIO3 direction</b> 0: Keep 1: SET bits
2	<b>GPIO2</b>	GPIO2_DIR	<b>Bitwise SET operation of GPIO2 direction</b> 0: Keep 1: SET bits
1	<b>GPIO1</b>	GPIO1_DIR	<b>Bitwise SET operation of GPIO1 direction</b> 0: Keep 1: SET bits
0	<b>GPIO0</b>	GPIO0_DIR	<b>Bitwise SET operation of GPIO0 direction</b> 0: Keep 1: SET bits

A0020008 <u>GPIO_DIR0_CL</u> GPIO Direction Control																	00000000				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16					
Mne	GPIO3 1	GPIO3 0	GPIO2 9	GPIO2 8	GPIO2 7	GPIO2 6	GPIO2 5	GPIO2 4	GPIO2 3	GPIO2 2	GPIO2 1	GPIO2 0	GPIO1 9	GPIO1 8	GPIO1 7	GPIO1 6					
Type	WO																				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
Mne	GPIO1 5	GPIO1 4	GPIO1 3	GPIO1 2	GPIO1 1	GPIO1 0	GPIO9	GPIO8	GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0					
Type	WO																				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					

**Overview:** For bitwise access of GPIO\_DIR0

Bit(s)	Mnemonic	Name	Description
31	<b>GPIO31</b>	GPIO31_DIR	<b>Bitwise CLR operation of GPIO31 direction</b> 0: Keep 1: CLR bits
30	<b>GPIO30</b>	GPIO30_DIR	<b>Bitwise CLR operation of GPIO30 direction</b> 0: Keep 1: CLR bits
29	<b>GPIO29</b>	GPIO29_DIR	<b>Bitwise CLR operation of GPIO29 direction</b> 0: Keep 1: CLR bits
28	<b>GPIO28</b>	GPIO28_DIR	<b>Bitwise CLR operation of GPIO28 direction</b> 0: Keep 1: CLR bits
27	<b>GPIO27</b>	GPIO27_DIR	<b>Bitwise CLR operation of GPIO27 direction</b> 0: Keep 1: CLR bits
26	<b>GPIO26</b>	GPIO26_DIR	<b>Bitwise CLR operation of GPIO26 direction</b> 0: Keep 1: CLR bits

Bit(s)	Mnemonic	Name	Description
25	<b>GPIO25</b>	GPIO25_DIR	<b>Bitwise CLR operation of GPIO25 direction</b> 0: Keep 1: CLR bits
24	<b>GPIO24</b>	GPIO24_DIR	<b>Bitwise CLR operation of GPIO24 direction</b> 0: Keep 1: CLR bits
23	<b>GPIO23</b>	GPIO23_DIR	<b>Bitwise CLR operation of GPIO23 direction</b> 0: Keep 1: CLR bits
22	<b>GPIO22</b>	GPIO22_DIR	<b>Bitwise CLR operation of GPIO22 direction</b> 0: Keep 1: CLR bits
21	<b>GPIO21</b>	GPIO21_DIR	<b>Bitwise CLR operation of GPIO21 direction</b> 0: Keep 1: CLR bits
20	<b>GPIO20</b>	GPIO20_DIR	<b>Bitwise CLR operation of GPIO20 direction</b> 0: Keep 1: CLR bits
19	<b>GPIO19</b>	GPIO19_DIR	<b>Bitwise CLR operation of GPIO19 direction</b> 0: Keep 1: CLR bits
18	<b>GPIO18</b>	GPIO18_DIR	<b>Bitwise CLR operation of GPIO18 direction</b> 0: Keep 1: CLR bits
17	<b>GPIO17</b>	GPIO17_DIR	<b>Bitwise CLR operation of GPIO17 direction</b> 0: Keep 1: CLR bits
16	<b>GPIO16</b>	GPIO16_DIR	<b>Bitwise CLR operation of GPIO16 direction</b> 0: Keep 1: CLR bits
15	<b>GPIO15</b>	GPIO15_DIR	<b>Bitwise CLR operation of GPIO15 direction</b> 0: Keep 1: CLR bits
14	<b>GPIO14</b>	GPIO14_DIR	<b>Bitwise CLR operation of GPIO14 direction</b> 0: Keep 1: CLR bits
13	<b>GPIO13</b>	GPIO13_DIR	<b>Bitwise CLR operation of GPIO13 direction</b> 0: Keep 1: CLR bits
12	<b>GPIO12</b>	GPIO12_DIR	<b>Bitwise CLR operation of GPIO12 direction</b> 0: Keep 1: CLR bits
11	<b>GPIO11</b>	GPIO11_DIR	<b>Bitwise CLR operation of GPIO11 direction</b> 0: Keep 1: CLR bits
10	<b>GPIO10</b>	GPIO10_DIR	<b>Bitwise CLR operation of GPIO10 direction</b> 0: Keep 1: CLR bits
9	<b>GPIO9</b>	GPIO9_DIR	<b>Bitwise CLR operation of GPIO9 direction</b> 0: Keep 1: CLR bits
8	<b>GPIO8</b>	GPIO8_DIR	<b>Bitwise CLR operation of GPIO8 direction</b>

Bit(s)	Mnemonic	Name	Description
7	<b>GPIO7</b>	GPIO7_DIR	0: Keep 1: CLR bits <b>Bitwise CLR operation of GPIO7 direction</b>
6	<b>GPIO6</b>	GPIO6_DIR	0: Keep 1: CLR bits <b>Bitwise CLR operation of GPIO6 direction</b>
5	<b>GPIO5</b>	GPIO5_DIR	0: Keep 1: CLR bits <b>Bitwise CLR operation of GPIO5 direction</b>
4	<b>GPIO4</b>	GPIO4_DIR	0: Keep 1: CLR bits <b>Bitwise CLR operation of GPIO4 direction</b>
3	<b>GPIO3</b>	GPIO3_DIR	0: Keep 1: CLR bits <b>Bitwise CLR operation of GPIO3 direction</b>
2	<b>GPIO2</b>	GPIO2_DIR	0: Keep 1: CLR bits <b>Bitwise CLR operation of GPIO2 direction</b>
1	<b>GPIO1</b>	GPIO1_DIR	0: Keep 1: CLR bits <b>Bitwise CLR operation of GPIO1 direction</b>
0	<b>GPIO0</b>	GPIO0_DIR	0: Keep 1: CLR bits <b>Bitwise CLR operation of GPIO0 direction</b>

A0020010 GPIO_DIR1 GPIO Direction Control 00004000																	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
<b>Name</b>									<b>GPIO5</b> 5	<b>GPIO5</b> 4				<b>GPIO5</b> 1	<b>GPIO5</b> 0	<b>GPIO4</b> 9	<b>GPIO4</b> 8
<b>Type</b>									RW	RW				RW	RW	RW	RW
<b>Reset</b>									0	0				0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>	<b>GPIO4</b> 7	<b>GPIO4</b> 6	<b>GPIO4</b> 5	<b>GPIO4</b> 4	<b>GPIO4</b> 3	<b>GPIO4</b> 2	<b>GPIO4</b> 1	<b>GPIO4</b> 0	<b>GPIO3</b> 9	<b>GPIO3</b> 8	<b>GPIO3</b> 7	<b>GPIO3</b> 6	<b>GPIO3</b> 5	<b>GPIO3</b> 4	<b>GPIO3</b> 3	<b>GPIO3</b> 2	
<b>Type</b>	RW																
<b>Reset</b>	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

**Overview:** Configures GPIO direction

Bit(s)	Mnemonic	Name	Description
23	<b>GPIO55</b>	GPIO55_DIR	<b>GPIO55 direction control</b> 0: GPIO as input 1: GPIO as output
22	<b>GPIO54</b>	GPIO54_DIR	<b>GPIO54 direction control</b> 0: GPIO as input 1: GPIO as output
19	<b>GPIO51</b>	GPIO51_DIR	<b>GPIO51 direction control</b> 0: GPIO as input 1: GPIO as output

Bit(s)	Mnemonic	Name	Description
18	<b>GPIO50</b>	GPIO50_DIR	<b>GPIO50 direction control</b> 0: GPIO as input 1: GPIO as output
17	<b>GPIO49</b>	GPIO49_DIR	<b>GPIO49 direction control</b> 0: GPIO as input 1: GPIO as output
16	<b>GPIO48</b>	GPIO48_DIR	<b>GPIO48 direction control</b> 0: GPIO as input 1: GPIO as output
15	<b>GPIO47</b>	GPIO47_DIR	<b>GPIO47 direction control</b> 0: GPIO as input 1: GPIO as output
14	<b>GPIO46</b>	GPIO46_DIR	<b>GPIO46 direction control</b> 0: GPIO as input 1: GPIO as output
13	<b>GPIO45</b>	GPIO45_DIR	<b>GPIO45 direction control</b> 0: GPIO as input 1: GPIO as output
12	<b>GPIO44</b>	GPIO44_DIR	<b>GPIO44 direction control</b> 0: GPIO as input 1: GPIO as output
11	<b>GPIO43</b>	GPIO43_DIR	<b>GPIO43 direction control</b> 0: GPIO as input 1: GPIO as output
10	<b>GPIO42</b>	GPIO42_DIR	<b>GPIO42 direction control</b> 0: GPIO as input 1: GPIO as output
9	<b>GPIO41</b>	GPIO41_DIR	<b>GPIO41 direction control</b> 0: GPIO as input 1: GPIO as output
8	<b>GPIO40</b>	GPIO40_DIR	<b>GPIO40 direction control</b> 0: GPIO as input 1: GPIO as output
7	<b>GPIO39</b>	GPIO39_DIR	<b>GPIO39 direction control</b> 0: GPIO as input 1: GPIO as output
6	<b>GPIO38</b>	GPIO38_DIR	<b>GPIO38 direction control</b> 0: GPIO as input 1: GPIO as output
5	<b>GPIO37</b>	GPIO37_DIR	<b>GPIO37 direction control</b> 0: GPIO as input 1: GPIO as output
4	<b>GPIO36</b>	GPIO36_DIR	<b>GPIO36 direction control</b> 0: GPIO as input 1: GPIO as output
3	<b>GPIO35</b>	GPIO35_DIR	<b>GPIO35 direction control</b> 0: GPIO as input 1: GPIO as output
2	<b>GPIO34</b>	GPIO34_DIR	<b>GPIO34 direction control</b> 0: GPIO as input 1: GPIO as output
1	<b>GPIO33</b>	GPIO33_DIR	<b>GPIO33 direction control</b>

Bit(s)	Mnemonic	Name	Description
0	GPIO32	GPIO32_DIR	GPIO32 direction control 0: GPIO as input 1: GPIO as output
			0: GPIO as input 1: GPIO as output

A0020014 GPIO DIR1 SE GPIO Direction Control 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									GPIO5 5	GPIO5 4			GPIO5 1	GPIO5 0	GPIO4 9	GPIO4 8
Type									WO	WO			WO	WO	WO	WO
Reset									0	0			0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO4 7	GPIO4 6	GPIO4 5	GPIO4 4	GPIO4 3	GPIO4 2	GPIO4 1	GPIO4 0	GPIO3 9	GPIO3 8	GPIO3 7	GPIO3 6	GPIO3 5	GPIO3 4	GPIO3 3	GPIO3 2
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview:** For bitwise access of GPIO\_DIR1

Bit(s)	Mnemonic	Name	Description
23	GPIO55	GPIO55_DIR	Bitwise SET operation of GPIO55 direction 0: Keep 1: SET bits
22	GPIO54	GPIO54_DIR	Bitwise SET operation of GPIO54 direction 0: Keep 1: SET bits
19	GPIO51	GPIO51_DIR	Bitwise SET operation of GPIO51 direction 0: Keep 1: SET bits
18	GPIO50	GPIO50_DIR	Bitwise SET operation of GPIO50 direction 0: Keep 1: SET bits
17	GPIO49	GPIO49_DIR	Bitwise SET operation of GPIO49 direction 0: Keep 1: SET bits
16	GPIO48	GPIO48_DIR	Bitwise SET operation of GPIO48 direction 0: Keep 1: SET bits
15	GPIO47	GPIO47_DIR	Bitwise SET operation of GPIO47 direction 0: Keep 1: SET bits
14	GPIO46	GPIO46_DIR	Bitwise SET operation of GPIO46 direction 0: Keep 1: SET bits
13	GPIO45	GPIO45_DIR	Bitwise SET operation of GPIO45 direction 0: Keep 1: SET bits
12	GPIO44	GPIO44_DIR	Bitwise SET operation of GPIO44 direction 0: Keep

Bit(s)	Mnemonic	Name	Description
11	<b>GPIO43</b>	GPIO43_DIR	1: SET bits <b>Bitwise SET operation of GPIO43 direction</b> 0: Keep 1: SET bits
10	<b>GPIO42</b>	GPIO42_DIR	1: SET bits <b>Bitwise SET operation of GPIO42 direction</b> 0: Keep 1: SET bits
9	<b>GPIO41</b>	GPIO41_DIR	1: SET bits <b>Bitwise SET operation of GPIO41 direction</b> 0: Keep 1: SET bits
8	<b>GPIO40</b>	GPIO40_DIR	1: SET bits <b>Bitwise SET operation of GPIO40 direction</b> 0: Keep 1: SET bits
7	<b>GPIO39</b>	GPIO39_DIR	1: SET bits <b>Bitwise SET operation of GPIO39 direction</b> 0: Keep 1: SET bits
6	<b>GPIO38</b>	GPIO38_DIR	1: SET bits <b>Bitwise SET operation of GPIO38 direction</b> 0: Keep 1: SET bits
5	<b>GPIO37</b>	GPIO37_DIR	1: SET bits <b>Bitwise SET operation of GPIO37 direction</b> 0: Keep 1: SET bits
4	<b>GPIO36</b>	GPIO36_DIR	1: SET bits <b>Bitwise SET operation of GPIO36 direction</b> 0: Keep 1: SET bits
3	<b>GPIO35</b>	GPIO35_DIR	1: SET bits <b>Bitwise SET operation of GPIO35 direction</b> 0: Keep 1: SET bits
2	<b>GPIO34</b>	GPIO34_DIR	1: SET bits <b>Bitwise SET operation of GPIO34 direction</b> 0: Keep 1: SET bits
1	<b>GPIO33</b>	GPIO33_DIR	1: SET bits <b>Bitwise SET operation of GPIO33 direction</b> 0: Keep 1: SET bits
0	<b>GPIO32</b>	GPIO32_DIR	1: SET bits <b>Bitwise SET operation of GPIO32 direction</b> 0: Keep 1: SET bits

A0020018 <u>GPIO_DIR1_CL</u> GPIO Direction Control																R 00000000				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
Name									GPIO5 5	GPIO5 4							GPIO5 1	GPIO5 0	GPIO4 9	GPIO4 8
Type									WO	WO							WO	WO	WO	WO
Reset									0	0							0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
Name	GPIO4 7	GPIO4 6	GPIO4 5	GPIO4 4	GPIO4 3	GPIO4 2	GPIO4 1	GPIO4 0	GPIO3 9	GPIO3 8	GPIO3 7	GPIO3 6	GPIO3 5	GPIO3 4	GPIO3 3	GPIO3 2				
Type	WO																			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

**Overview:** For bitwise access of GPIO\_DIR1

Bit(s)	Mnemonic	Name	Description
23	<b>GPIO55</b>	GPIO55_DIR	<b>Bitwise CLR operation of GPIO55 direction</b> 0: Keep 1: CLR bits
22	<b>GPIO54</b>	GPIO54_DIR	<b>Bitwise CLR operation of GPIO54 direction</b> 0: Keep 1: CLR bits
19	<b>GPIO51</b>	GPIO51_DIR	<b>Bitwise CLR operation of GPIO51 direction</b> 0: Keep 1: CLR bits
18	<b>GPIO50</b>	GPIO50_DIR	<b>Bitwise CLR operation of GPIO50 direction</b> 0: Keep 1: CLR bits
17	<b>GPIO49</b>	GPIO49_DIR	<b>Bitwise CLR operation of GPIO49 direction</b> 0: Keep 1: CLR bits
16	<b>GPIO48</b>	GPIO48_DIR	<b>Bitwise CLR operation of GPIO48 direction</b> 0: Keep 1: CLR bits
15	<b>GPIO47</b>	GPIO47_DIR	<b>Bitwise CLR operation of GPIO47 direction</b> 0: Keep 1: CLR bits
14	<b>GPIO46</b>	GPIO46_DIR	<b>Bitwise CLR operation of GPIO46 direction</b> 0: Keep 1: CLR bits
13	<b>GPIO45</b>	GPIO45_DIR	<b>Bitwise CLR operation of GPIO45 direction</b> 0: Keep 1: CLR bits
12	<b>GPIO44</b>	GPIO44_DIR	<b>Bitwise CLR operation of GPIO44 direction</b> 0: Keep 1: CLR bits
11	<b>GPIO43</b>	GPIO43_DIR	<b>Bitwise CLR operation of GPIO43 direction</b> 0: Keep 1: CLR bits
10	<b>GPIO42</b>	GPIO42_DIR	<b>Bitwise CLR operation of GPIO42 direction</b> 0: Keep 1: CLR bits
9	<b>GPIO41</b>	GPIO41_DIR	<b>Bitwise CLR operation of GPIO41 direction</b> 0: Keep 1: CLR bits
8	<b>GPIO40</b>	GPIO40_DIR	<b>Bitwise CLR operation of GPIO40 direction</b> 0: Keep 1: CLR bits
7	<b>GPIO39</b>	GPIO39_DIR	<b>Bitwise CLR operation of GPIO39 direction</b> 0: Keep 1: CLR bits
6	<b>GPIO38</b>	GPIO38_DIR	<b>Bitwise CLR operation of GPIO38 direction</b> 0: Keep 1: CLR bits
5	<b>GPIO37</b>	GPIO37_DIR	<b>Bitwise CLR operation of GPIO37 direction</b> 0: Keep

Bit(s)	Mnemonic	Name	Description
4	<b>GPIO36</b>	GPIO36_DIR	1: CLR bits <b>Bitwise CLR operation of GPIO36 direction</b> 0: Keep 1: CLR bits
3	<b>GPIO35</b>	GPIO35_DIR	<b>Bitwise CLR operation of GPIO35 direction</b> 0: Keep 1: CLR bits
2	<b>GPIO34</b>	GPIO34_DIR	<b>Bitwise CLR operation of GPIO34 direction</b> 0: Keep 1: CLR bits
1	<b>GPIO33</b>	GPIO33_DIR	<b>Bitwise CLR operation of GPIO33 direction</b> 0: Keep 1: CLR bits
0	<b>GPIO32</b>	GPIO32_DIR	<b>Bitwise CLR operation of GPIO32 direction</b> 0: Keep 1: CLR bits

 A0020100    GPIO\_PULLEN0 GPIO Pull-up/down Enable Control                          43C00BFF 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>		GPIO30					GPIO25	GPIO24	GPIO23	GPIO22						
<b>Type</b>	RW						RW	RW	RW	RW						
<b>Reset</b>	1						1	1	1	1						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>					GPIO11		GPIO9	GPIO8	GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0
<b>Type</b>					RW		RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
<b>Reset</b>					1		1	1	1	1	1	1	1	1	1	1

Overview: Configures GPIO pull enabling

Bit(s)	Mnemonic	Name	Description
30	<b>GPIO30</b>	GPIO30_PULLEN	<b>GPIO30 PULLEN</b> 0: Disable 1: Enable
25	<b>GPIO25</b>	GPIO25_PULLEN	<b>GPIO25 PULLEN</b> 0: Disable 1: Enable
24	<b>GPIO24</b>	GPIO24_PULLEN	<b>GPIO24 PULLEN</b> 0: Disable 1: Enable
23	<b>GPIO23</b>	GPIO23_PULLEN	<b>GPIO23 PULLEN</b> 0: Disable 1: Enable
22	<b>GPIO22</b>	GPIO22_PULLEN	<b>GPIO22 PULLEN</b> 0: Disable 1: Enable
11	<b>GPIO11</b>	GPIO11_PULLEN	<b>GPIO11 PULLEN</b> 0: Disable 1: Enable
9	<b>GPIO9</b>	GPIO9_PULLEN	<b>GPIO9 PULLEN</b>

Bit(s)	Mnemonic	Name	Description
			0: Disable 1: Enable
8	<b>GPIO8</b>	GPIO8_PULLEN	<b>GPIO8 PULLEN</b> 0: Disable 1: Enable
7	<b>GPIO7</b>	GPIO7_PULLEN	<b>GPIO7 PULLEN</b> 0: Disable 1: Enable
6	<b>GPIO6</b>	GPIO6_PULLEN	<b>GPIO6 PULLEN</b> 0: Disable 1: Enable
5	<b>GPIO5</b>	GPIO5_PULLEN	<b>GPIO5 PULLEN</b> 0: Disable 1: Enable
4	<b>GPIO4</b>	GPIO4_PULLEN	<b>GPIO4 PULLEN</b> 0: Disable 1: Enable
3	<b>GPIO3</b>	GPIO3_PULLEN	<b>GPIO3 PULLEN</b> 0: Disable 1: Enable
2	<b>GPIO2</b>	GPIO2_PULLEN	<b>GPIO2 PULLEN</b> 0: Disable 1: Enable
1	<b>GPIO1</b>	GPIO1_PULLEN	<b>GPIO1 PULLEN</b> 0: Disable 1: Enable
0	<b>GPIO0</b>	GPIO0_PULLEN	<b>GPIO0 PULLEN</b> 0: Disable 1: Enable

A0020104 <b>GPIO_PULLEN0</b> GPIO Pull-up/down Enable Control      00000000																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>		GPIO3_0					GPIO2_5	GPIO2_4	GPIO2_3	GPIO2_2						
<b>Type</b>		WO					WO	WO	WO	WO						
<b>Reset</b>		0					0	0	0	0						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>				GPIO1_1			GPIO9	GPIO8	GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0
<b>Type</b>				WO			WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
<b>Reset</b>				0			0	0	0	0	0	0	0	0	0	0

**Overview:** For bitwise access of GPIO\_PULLEN0

Bit(s)	Mnemonic	Name	Description
30	<b>GPIO30</b>	GPIO30_PULLEN	<b>Bitwise SET operation of GPIO30 PULLEN_SET</b> 0: Keep 1: SET bits
25	<b>GPIO25</b>	GPIO25_PULLEN	<b>Bitwise SET operation of GPIO25 PULLEN_SET</b> 0: Keep

Bit(s)	Mnemonic	Name	Description
24	<b>GPIO24</b>	GPIO24_PULLEN	1: SET bits <b>Bitwise SET operation of GPIO24 PULLEN_SET</b> 0: Keep 1: SET bits
23	<b>GPIO23</b>	GPIO23_PULLEN	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO23 PULLEN_SET</b>
22	<b>GPIO22</b>	GPIO22_PULLEN	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO22 PULLEN_SET</b>
11	<b>GPIO11</b>	GPIO11_PULLEN	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO11 PULLEN_SET</b>
9	<b>GPIO9</b>	GPIO9_PULLEN	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO9 PULLEN_SET</b>
8	<b>GPIO8</b>	GPIO8_PULLEN	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO8 PULLEN_SET</b>
7	<b>GPIO7</b>	GPIO7_PULLEN	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO7 PULLEN_SET</b>
6	<b>GPIO6</b>	GPIO6_PULLEN	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO6 PULLEN_SET</b>
5	<b>GPIO5</b>	GPIO5_PULLEN	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO5 PULLEN_SET</b>
4	<b>GPIO4</b>	GPIO4_PULLEN	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO4 PULLEN_SET</b>
3	<b>GPIO3</b>	GPIO3_PULLEN	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO3 PULLEN_SET</b>
2	<b>GPIO2</b>	GPIO2_PULLEN	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO2 PULLEN_SET</b>
1	<b>GPIO1</b>	GPIO1_PULLEN	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO1 PULLEN_SET</b>
0	<b>GPIO0</b>	GPIO0_PULLEN	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO0 PULLEN_SET</b>

A0020108 GPIO\_PULLEN0 GPIO Pull-up/down Enable Control 00000000  
CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>		GPIO30					GPIO25	GPIO24	GPIO23	GPIO22						
<b>Type</b>		WO					WO	WO	WO	WO						
<b>Reset</b>	0						0	0	0	0						

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					GPIO1 1		GPIO9	GPIO8	GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0
Type					WO		WO									
Reset					0		0	0	0	0	0	0	0	0	0	0

**Overview:** For bitwise access of GPIO\_PULLEN0

Bit(s)	Mnemonic	Name	Description
30	<b>GPIO30</b>	GPIO30_PULLEN	<b>Bitwise CLR operation of GPIO30 PULLEN_CLR</b> 0: Keep 1: CLR bits
25	<b>GPIO25</b>	GPIO25_PULLEN	<b>Bitwise CLR operation of GPIO25 PULLEN_CLR</b> 0: Keep 1: CLR bits
24	<b>GPIO24</b>	GPIO24_PULLEN	<b>Bitwise CLR operation of GPIO24 PULLEN_CLR</b> 0: Keep 1: CLR bits
23	<b>GPIO23</b>	GPIO23_PULLEN	<b>Bitwise CLR operation of GPIO23 PULLEN_CLR</b> 0: Keep 1: CLR bits
22	<b>GPIO22</b>	GPIO22_PULLEN	<b>Bitwise CLR operation of GPIO22 PULLEN_CLR</b> 0: Keep 1: CLR bits
11	<b>GPIO11</b>	GPIO11_PULLEN	<b>Bitwise CLR operation of GPIO11 PULLEN_CLR</b> 0: Keep 1: CLR bits
9	<b>GPIO9</b>	GPIO9_PULLEN	<b>Bitwise CLR operation of GPIO9 PULLEN_CLR</b> 0: Keep 1: CLR bits
8	<b>GPIO8</b>	GPIO8_PULLEN	<b>Bitwise CLR operation of GPIO8 PULLEN_CLR</b> 0: Keep 1: CLR bits
7	<b>GPIO7</b>	GPIO7_PULLEN	<b>Bitwise CLR operation of GPIO7 PULLEN_CLR</b> 0: Keep 1: CLR bits
6	<b>GPIO6</b>	GPIO6_PULLEN	<b>Bitwise CLR operation of GPIO6 PULLEN_CLR</b> 0: Keep 1: CLR bits
5	<b>GPIO5</b>	GPIO5_PULLEN	<b>Bitwise CLR operation of GPIO5 PULLEN_CLR</b> 0: Keep 1: CLR bits
4	<b>GPIO4</b>	GPIO4_PULLEN	<b>Bitwise CLR operation of GPIO4 PULLEN_CLR</b> 0: Keep 1: CLR bits
3	<b>GPIO3</b>	GPIO3_PULLEN	<b>Bitwise CLR operation of GPIO3 PULLEN_CLR</b> 0: Keep 1: CLR bits
2	<b>GPIO2</b>	GPIO2_PULLEN	<b>Bitwise CLR operation of GPIO2 PULLEN_CLR</b> 0: Keep 1: CLR bits
1	<b>GPIO1</b>	GPIO1_PULLEN	<b>Bitwise CLR operation of GPIO1 PULLEN_CLR</b> 0: Keep

Bit(s)	Mnemonic	Name	Description
0	<b>GPIO0</b>	GPIO0_PULLEN	1: CLR bits <b>Bitwise CLR operation of GPIO0 PULLEN_CLR</b>
			0: Keep 1: CLR bits

 A0020110 GPIO\_PULLEN1 GPIO Pull-up/down Enable Control 00F01800 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									GPIO5 5	GPIO5 4	GPIO5 3	GPIO5 2				
Type									RW	RW	RW	RW				
Reset									1	1	1	1				
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				GPIO4 4	GPIO4 3											
Type				RW	RW											
Reset				1	1											

Overview: Configures GPIO pull enabling

Bit(s)	Mnemonic	Name	Description
23	<b>GPIO55</b>	GPIO55_PULLEN	<b>GPIO55 PULLEN</b> 0: Disable 1: Enable
22	<b>GPIO54</b>	GPIO54_PULLEN	<b>GPIO54 PULLEN</b> 0: Disable 1: Enable
21	<b>GPIO53</b>	GPIO53_PULLEN	<b>GPIO53 PULLEN</b> 0: Disable 1: Enable
20	<b>GPIO52</b>	GPIO52_PULLEN	<b>GPIO52 PULLEN</b> 0: Disable 1: Enable
12	<b>GPIO44</b>	GPIO44_PULLEN	<b>GPIO44 PULLEN</b> 0: Disable 1: Enable
11	<b>GPIO43</b>	GPIO43_PULLEN	<b>GPIO43 PULLEN</b> 0: Disable 1: Enable

 A0020114 GPIO\_PULLEN1\_SET GPIO Pull-up/down Enable Control 00000000 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									GPIO5 5	GPIO5 4	GPIO5 3	GPIO5 2				
Type									WO	WO	WO	WO				
Reset									0	0	0	0				
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				GPIO4 4	GPIO4 3											
Type				WO	WO											

Reset			0	0											
-------	--	--	---	---	--	--	--	--	--	--	--	--	--	--	--

**Overview:** For bitwise access of GPIO\_PULLEN1

Bit(s)	Mnemonic	Name	Description
23	GPIO55	GPIO55_PULLEN	<b>Bitwise SET operation of GPIO51 PULLEN_SET</b> 0: Keep 1: SET bits
22	GPIO54	GPIO54_PULLEN	<b>Bitwise SET operation of GPIO44 PULLEN_SET</b> 0: Keep 1: SET bits
21	GPIO53	GPIO53_PULLEN	<b>Bitwise SET operation of GPIO43 PULLEN_SET</b> 0: Keep 1: SET bits
20	GPIO52	GPIO52_PULLEN	<b>Bitwise SET operation of GPIO30 PULLEN_SET</b> 0: Keep 1: SET bits
12	GPIO44	GPIO44_PULLEN	<b>Bitwise SET operation of GPIO44 PULLEN_SET</b> 0: Keep 1: SET bits
11	GPIO43	GPIO43_PULLEN	<b>Bitwise SET operation of GPIO43 PULLEN_SET</b> 0: Keep 1: SET bits

<b>A0020118      GPIO_PULLEN1      GPIO Pull-up/down Enable Control</b>															<b>00000000</b>			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>									<b>GPIO55</b>	<b>GPIO54</b>	<b>GPIO53</b>	<b>GPIO52</b>						
<b>Type</b>									WO	WO	WO	WO						
<b>Reset</b>									0	0	0	0						
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>				<b>GPIO44</b>	<b>GPIO43</b>													
<b>Type</b>				WO	WO													
<b>Reset</b>				0	0													

**Overview:** For bitwise access of GPIO\_PULLEN1

Bit(s)	Mnemonic	Name	Description
23	GPIO55	GPIO55_PULLEN	<b>Bitwise CLR operation of GPIO51 PULLEN_CLR</b> 0: Keep 1: CLR bits
22	GPIO54	GPIO54_PULLEN	<b>Bitwise CLR operation of GPIO44 PULLEN_CLR</b> 0: Keep 1: CLR bits
21	GPIO53	GPIO53_PULLEN	<b>Bitwise CLR operation of GPIO43 PULLEN_CLR</b> 0: Keep 1: CLR bits
20	GPIO52	GPIO52_PULLEN	<b>Bitwise CLR operation of GPIO30 PULLEN_CLR</b> 0: Keep

Bit(s)	Mnemonic	Name	Description
12	<b>GPIO44</b>	GPIO44_PULLEN	1: CLR bits <b>Bitwise CLR operation of GPIO44 PULLEN_CLR</b> 0: Keep 1: CLR bits
11	<b>GPIO43</b>	GPIO43_PULLEN	<b>Bitwise CLR operation of GPIO43 PULLEN_CLR</b> 0: Keep 1: CLR bits

 A0020200    **GPIO\_DINV0**    **GPIO Data Inversion Control**    00000000 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	INV31	INV30	INV29	INV28	INV27	INV26	INV25	INV24	INV23	INV22	INV21	INV20	INV19	INV18	INV17	INV16
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	INV15	INV14	INV13	INV12	INV11	INV10	INV9	INV8	INV7	INV6	INV5	INV4	INV3	INV2	INV1	INV0
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview: Configures GPIO inversion enabling

Bit(s)	Mnemonic	Name	Description
31	<b>INV31</b>	GPIO31_DINV	<b>GPIO31 inversion control</b> 0: Keep input value 1: Invert input value
30	<b>INV30</b>	GPIO30_DINV	<b>GPIO30 inversion control</b> 0: Keep input value 1: Invert input value
29	<b>INV29</b>	GPIO29_DINV	<b>GPIO29 inversion control</b> 0: Keep input value 1: Invert input value
28	<b>INV28</b>	GPIO28_DINV	<b>GPIO28 inversion control</b> 0: Keep input value 1: Invert input value
27	<b>INV27</b>	GPIO27_DINV	<b>GPIO27 inversion control</b> 0: Keep input value 1: Invert input value
26	<b>INV26</b>	GPIO26_DINV	<b>GPIO26 inversion control</b> 0: Keep input value 1: Invert input value
25	<b>INV25</b>	GPIO25_DINV	<b>GPIO25 inversion control</b> 0: Keep input value 1: Invert input value
24	<b>INV24</b>	GPIO24_DINV	<b>GPIO24 inversion control</b> 0: Keep input value 1: Invert input value
23	<b>INV23</b>	GPIO23_DINV	<b>GPIO23 inversion control</b> 0: Keep input value 1: Invert input value
22	<b>INV22</b>	GPIO22_DINV	<b>GPIO22 inversion control</b> 0: Keep input value

Bit(s)	Mnemonic	Name	Description
21	<b>INV21</b>	GPIO21_DINV	1: Invert input value <b>GPIO21 inversion control</b> 0: Keep input value 1: Invert input value
20	<b>INV20</b>	GPIO20_DINV	<b>GPIO20 inversion control</b> 0: Keep input value 1: Invert input value
19	<b>INV19</b>	GPIO19_DINV	<b>GPIO19 inversion control</b> 0: Keep input value 1: Invert input value
18	<b>INV18</b>	GPIO18_DINV	<b>GPIO18 inversion control</b> 0: Keep input value 1: Invert input value
17	<b>INV17</b>	GPIO17_DINV	<b>GPIO17 inversion control</b> 0: Keep input value 1: Invert input value
16	<b>INV16</b>	GPIO16_DINV	<b>GPIO16 inversion control</b> 0: Keep input value 1: Invert input value
15	<b>INV15</b>	GPIO15_DINV	<b>GPIO15 inversion control</b> 0: Keep input value 1: Invert input value
14	<b>INV14</b>	GPIO14_DINV	<b>GPIO14 inversion control</b> 0: Keep input value 1: Invert input value
13	<b>INV13</b>	GPIO13_DINV	<b>GPIO13 inversion control</b> 0: Keep input value 1: Invert input value
12	<b>INV12</b>	GPIO12_DINV	<b>GPIO12 inversion control</b> 0: Keep input value 1: Invert input value
11	<b>INV11</b>	GPIO11_DINV	<b>GPIO11 inversion control</b> 0: Keep input value 1: Invert input value
10	<b>INV10</b>	GPIO10_DINV	<b>GPIO10 inversion control</b> 0: Keep input value 1: Invert input value
9	<b>INV9</b>	GPIO9_DINV	<b>GPIO9 inversion control</b> 0: Keep input value 1: Invert input value
8	<b>INV8</b>	GPIO8_DINV	<b>GPIO8 inversion control</b> 0: Keep input value 1: Invert input value
7	<b>INV7</b>	GPIO7_DINV	<b>GPIO7 inversion control</b> 0: Keep input value 1: Invert input value
6	<b>INV6</b>	GPIO6_DINV	<b>GPIO6 inversion control</b> 0: Keep input value 1: Invert input value
5	<b>INV5</b>	GPIO5_DINV	<b>GPIO5 inversion control</b> 0: Keep input value 1: Invert input value

Bit(s)	Mnemonic	Name	Description
4	<b>INV4</b>	GPIO4_DINV	<b>GPIO4 inversion control</b> 0: Keep input value 1: Invert input value
3	<b>INV3</b>	GPIO3_DINV	<b>GPIO3 inversion control</b> 0: Keep input value 1: Invert input value
2	<b>INV2</b>	GPIO2_DINV	<b>GPIO2 inversion control</b> 0: Keep input value 1: Invert input value
1	<b>INV1</b>	GPIO1_DINV	<b>GPIO1 inversion control</b> 0: Keep input value 1: Invert input value
0	<b>INV0</b>	GPIO0_DINV	<b>GPIO0 inversion control</b> 0: Keep input value 1: Invert input value

**A0020204      GPIO\_DINV0\_S      GPIO Data Inversion Control      00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	INV31	INV30	INV29	INV28	INV27	INV26	INV25	INV24	INV23	INV22	INV21	INV20	INV19	INV18	INV17	INV16
<b>Type</b>	WO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	INV15	INV14	INV13	INV12	INV11	INV10	INV9	INV8	INV7	INV6	INV5	INV4	INV3	INV2	INV1	INV0
<b>Type</b>	WO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview:** For bitwise access of GPIO\_DINV0

Bit(s)	Mnemonic	Name	Description
31	<b>INV31</b>	GPIO31_DINV	<b>Bitwise SET operation of GPIO31 inversion control</b> 0: Keep 1: SET bits
30	<b>INV30</b>	GPIO30_DINV	<b>Bitwise SET operation of GPIO30 inversion control</b> 0: Keep 1: SET bits
29	<b>INV29</b>	GPIO29_DINV	<b>Bitwise SET operation of GPIO29 inversion control</b> 0: Keep 1: SET bits
28	<b>INV28</b>	GPIO28_DINV	<b>Bitwise SET operation of GPIO28 inversion control</b> 0: Keep 1: SET bits
27	<b>INV27</b>	GPIO27_DINV	<b>Bitwise SET operation of GPIO27 inversion control</b> 0: Keep 1: SET bits
26	<b>INV26</b>	GPIO26_DINV	<b>Bitwise SET operation of GPIO26 inversion control</b> 0: Keep 1: SET bits
25	<b>INV25</b>	GPIO25_DINV	<b>Bitwise SET operation of GPIO25 inversion control</b> 0: Keep

Bit(s)	Mnemonic	Name	Description
24	<b>INV24</b>	GPIO24_DINV	1: SET bits <b>Bitwise SET operation of GPIO24 inversion control</b> 0: Keep 1: SET bits
23	<b>INV23</b>	GPIO23_DINV	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO23 inversion control</b>
22	<b>INV22</b>	GPIO22_DINV	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO22 inversion control</b>
21	<b>INV21</b>	GPIO21_DINV	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO21 inversion control</b>
20	<b>INV20</b>	GPIO20_DINV	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO20 inversion control</b>
19	<b>INV19</b>	GPIO19_DINV	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO19 inversion control</b>
18	<b>INV18</b>	GPIO18_DINV	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO18 inversion control</b>
17	<b>INV17</b>	GPIO17_DINV	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO17 inversion control</b>
16	<b>INV16</b>	GPIO16_DINV	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO16 inversion control</b>
15	<b>INV15</b>	GPIO15_DINV	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO15 inversion control</b>
14	<b>INV14</b>	GPIO14_DINV	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO14 inversion control</b>
13	<b>INV13</b>	GPIO13_DINV	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO13 inversion control</b>
12	<b>INV12</b>	GPIO12_DINV	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO12 inversion control</b>
11	<b>INV11</b>	GPIO11_DINV	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO11 inversion control</b>
10	<b>INV10</b>	GPIO10_DINV	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO10 inversion control</b>
9	<b>INV9</b>	GPIO9_DINV	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO9 inversion control</b>
8	<b>INV8</b>	GPIO8_DINV	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO8 inversion control</b>

Bit(s)	Mnemonic	Name	Description
7	<b>INV7</b>	GPIO7_DINV	<b>Bitwise SET operation of GPIO7 inversion control</b> 0: Keep 1: SET bits
6	<b>INV6</b>	GPIO6_DINV	<b>Bitwise SET operation of GPIO6 inversion control</b> 0: Keep 1: SET bits
5	<b>INV5</b>	GPIO5_DINV	<b>Bitwise SET operation of GPIO5 inversion control</b> 0: Keep 1: SET bits
4	<b>INV4</b>	GPIO4_DINV	<b>Bitwise SET operation of GPIO4 inversion control</b> 0: Keep 1: SET bits
3	<b>INV3</b>	GPIO3_DINV	<b>Bitwise SET operation of GPIO3 inversion control</b> 0: Keep 1: SET bits
2	<b>INV2</b>	GPIO2_DINV	<b>Bitwise SET operation of GPIO2 inversion control</b> 0: Keep 1: SET bits
1	<b>INV1</b>	GPIO1_DINV	<b>Bitwise SET operation of GPIO1 inversion control</b> 0: Keep 1: SET bits
0	<b>INV0</b>	GPIO0_DINV	<b>Bitwise SET operation of GPIO0 inversion control</b> 0: Keep 1: SET bits

 A0020208 GPIO\_DINV0\_C LR GPIO Data Inversion Control 00000000 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>INV31</b>	<b>INV30</b>	<b>INV29</b>	<b>INV28</b>	<b>INV27</b>	<b>INV26</b>	<b>INV25</b>	<b>INV24</b>	<b>INV23</b>	<b>INV22</b>	<b>INV21</b>	<b>INV20</b>	<b>INV19</b>	<b>INV18</b>	<b>INV17</b>	<b>INV16</b>
<b>Type</b>	WO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>INV15</b>	<b>INV14</b>	<b>INV13</b>	<b>INV12</b>	<b>INV11</b>	<b>INV10</b>	<b>INV9</b>	<b>INV8</b>	<b>INV7</b>	<b>INV6</b>	<b>INV5</b>	<b>INV4</b>	<b>INV3</b>	<b>INV2</b>	<b>INV1</b>	<b>INV0</b>
<b>Type</b>	WO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview: For bitwise access of GPIO\_DINV0

Bit(s)	Mnemonic	Name	Description
31	<b>INV31</b>	GPIO31_DINV	<b>Bitwise CLR operation of GPIO31 inversion control</b> 0: Keep 1: CLR bits
30	<b>INV30</b>	GPIO30_DINV	<b>Bitwise CLR operation of GPIO30 inversion control</b> 0: Keep 1: CLR bits
29	<b>INV29</b>	GPIO29_DINV	<b>Bitwise CLR operation of GPIO29 inversion control</b> 0: Keep 1: CLR bits
28	<b>INV28</b>	GPIO28_DINV	<b>Bitwise CLR operation of GPIO28 inversion control</b> 0: Keep

Bit(s)	Mnemonic	Name	Description
27	<b>INV27</b>	GPIO27_DINV	1: CLR bits <b>Bitwise CLR operation of GPIO27 inversion control</b> 0: Keep 1: CLR bits
26	<b>INV26</b>	GPIO26_DINV	0: Keep <b>Bitwise CLR operation of GPIO26 inversion control</b> 1: CLR bits
25	<b>INV25</b>	GPIO25_DINV	0: Keep <b>Bitwise CLR operation of GPIO25 inversion control</b> 1: CLR bits
24	<b>INV24</b>	GPIO24_DINV	0: Keep <b>Bitwise CLR operation of GPIO24 inversion control</b> 1: CLR bits
23	<b>INV23</b>	GPIO23_DINV	0: Keep <b>Bitwise CLR operation of GPIO23 inversion control</b> 1: CLR bits
22	<b>INV22</b>	GPIO22_DINV	0: Keep <b>Bitwise CLR operation of GPIO22 inversion control</b> 1: CLR bits
21	<b>INV21</b>	GPIO21_DINV	0: Keep <b>Bitwise CLR operation of GPIO21 inversion control</b> 1: CLR bits
20	<b>INV20</b>	GPIO20_DINV	0: Keep <b>Bitwise CLR operation of GPIO20 inversion control</b> 1: CLR bits
19	<b>INV19</b>	GPIO19_DINV	0: Keep <b>Bitwise CLR operation of GPIO19 inversion control</b> 1: CLR bits
18	<b>INV18</b>	GPIO18_DINV	0: Keep <b>Bitwise CLR operation of GPIO18 inversion control</b> 1: CLR bits
17	<b>INV17</b>	GPIO17_DINV	0: Keep <b>Bitwise CLR operation of GPIO17 inversion control</b> 1: CLR bits
16	<b>INV16</b>	GPIO16_DINV	0: Keep <b>Bitwise CLR operation of GPIO16 inversion control</b> 1: CLR bits
15	<b>INV15</b>	GPIO15_DINV	0: Keep <b>Bitwise CLR operation of GPIO15 inversion control</b> 1: CLR bits
14	<b>INV14</b>	GPIO14_DINV	0: Keep <b>Bitwise CLR operation of GPIO14 inversion control</b> 1: CLR bits
13	<b>INV13</b>	GPIO13_DINV	0: Keep <b>Bitwise CLR operation of GPIO13 inversion control</b> 1: CLR bits
12	<b>INV12</b>	GPIO12_DINV	0: Keep <b>Bitwise CLR operation of GPIO12 inversion control</b> 1: CLR bits
11	<b>INV11</b>	GPIO11_DINV	0: Keep <b>Bitwise CLR operation of GPIO11 inversion control</b> 1: CLR bits

Bit(s)	Mnemonic	Name	Description
10	<b>INV10</b>	GPIO10_DINV	<b>Bitwise CLR operation of GPIO10 inversion control</b> 0: Keep 1: CLR bits
9	<b>INV9</b>	GPIO9_DINV	<b>Bitwise CLR operation of GPIO9 inversion control</b> 0: Keep 1: CLR bits
8	<b>INV8</b>	GPIO8_DINV	<b>Bitwise CLR operation of GPIO8 inversion control</b> 0: Keep 1: CLR bits
7	<b>INV7</b>	GPIO7_DINV	<b>Bitwise CLR operation of GPIO7 inversion control</b> 0: Keep 1: CLR bits
6	<b>INV6</b>	GPIO6_DINV	<b>Bitwise CLR operation of GPIO6 inversion control</b> 0: Keep 1: CLR bits
5	<b>INV5</b>	GPIO5_DINV	<b>Bitwise CLR operation of GPIO5 inversion control</b> 0: Keep 1: CLR bits
4	<b>INV4</b>	GPIO4_DINV	<b>Bitwise CLR operation of GPIO4 inversion control</b> 0: Keep 1: CLR bits
3	<b>INV3</b>	GPIO3_DINV	<b>Bitwise CLR operation of GPIO3 inversion control</b> 0: Keep 1: CLR bits
2	<b>INV2</b>	GPIO2_DINV	<b>Bitwise CLR operation of GPIO2 inversion control</b> 0: Keep 1: CLR bits
1	<b>INV1</b>	GPIO1_DINV	<b>Bitwise CLR operation of GPIO1 inversion control</b> 0: Keep 1: CLR bits
0	<b>INV0</b>	GPIO0_DINV	<b>Bitwise CLR operation of GPIO0 inversion control</b> 0: Keep 1: CLR bits

A0020210 GPIO DINV1 GPIO Data Inversion Control 00000000																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>									<b>INV55</b>	<b>INV54</b>	<b>INV53</b>	<b>INV52</b>	<b>INV51</b>	<b>INV50</b>	<b>INV49</b>	<b>INV48</b>
<b>Type</b>									RW							
<b>Reset</b>									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>INV47</b>	<b>INV46</b>	<b>INV45</b>	<b>INV44</b>	<b>INV43</b>	<b>INV42</b>	<b>INV41</b>	<b>INV40</b>	<b>INV39</b>	<b>INV38</b>	<b>INV37</b>	<b>INV36</b>	<b>INV35</b>	<b>INV34</b>	<b>INV33</b>	<b>INV32</b>
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview:** Configures GPIO inversion enabling

Bit(s)	Mnemonic	Name	Description
23	<b>INV55</b>	GPIO55_DINV	<b>GPIO55 inversion control</b> 0: Keep input value 1: Invert input value

Bit(s)	Mnemonic	Name	Description
22	<b>INV54</b>	GPIO54_DINV	<b>GPIO54 inversion control</b> 0: Keep input value 1: Invert input value
21	<b>INV53</b>	GPIO53_DINV	<b>GPIO53 inversion control</b> 0: Keep input value 1: Invert input value
20	<b>INV52</b>	GPIO52_DINV	<b>GPIO52 inversion control</b> 0: Keep input value 1: Invert input value
19	<b>INV51</b>	GPIO51_DINV	<b>GPIO51 inversion control</b> 0: Keep input value 1: Invert input value
18	<b>INV50</b>	GPIO50_DINV	<b>GPIO50 inversion control</b> 0: Keep input value 1: Invert input value
17	<b>INV49</b>	GPIO49_DINV	<b>GPIO49 inversion control</b> 0: Keep input value 1: Invert input value
16	<b>INV48</b>	GPIO48_DINV	<b>GPIO48 inversion control</b> 0: Keep input value 1: Invert input value
15	<b>INV47</b>	GPIO47_DINV	<b>GPIO47 inversion control</b> 0: Keep input value 1: Invert input value
14	<b>INV46</b>	GPIO46_DINV	<b>GPIO46 inversion control</b> 0: Keep input value 1: Invert input value
13	<b>INV45</b>	GPIO45_DINV	<b>GPIO45 inversion control</b> 0: Keep input value 1: Invert input value
12	<b>INV44</b>	GPIO44_DINV	<b>GPIO44 inversion control</b> 0: Keep input value 1: Invert input value
11	<b>INV43</b>	GPIO43_DINV	<b>GPIO43 inversion control</b> 0: Keep input value 1: Invert input value
10	<b>INV42</b>	GPIO42_DINV	<b>GPIO42 inversion control</b> 0: Keep input value 1: Invert input value
9	<b>INV41</b>	GPIO41_DINV	<b>GPIO41 inversion control</b> 0: Keep input value 1: Invert input value
8	<b>INV40</b>	GPIO40_DINV	<b>GPIO40 inversion control</b> 0: Keep input value 1: Invert input value
7	<b>INV39</b>	GPIO39_DINV	<b>GPIO39 inversion control</b> 0: Keep input value 1: Invert input value
6	<b>INV38</b>	GPIO38_DINV	<b>GPIO38 inversion control</b> 0: Keep input value 1: Invert input value
5	<b>INV37</b>	GPIO37_DINV	<b>GPIO37 inversion control</b>

Bit(s)	Mnemonic	Name	Description
4	<b>INV36</b>	GPIO36_DINV	0: Keep input value 1: Invert input value <b>GPIO36 inversion control</b>
3	<b>INV35</b>	GPIO35_DINV	0: Keep input value 1: Invert input value <b>GPIO35 inversion control</b>
2	<b>INV34</b>	GPIO34_DINV	0: Keep input value 1: Invert input value <b>GPIO34 inversion control</b>
1	<b>INV33</b>	GPIO33_DINV	0: Keep input value 1: Invert input value <b>GPIO33 inversion control</b>
0	<b>INV32</b>	GPIO32_DINV	0: Keep input value 1: Invert input value <b>GPIO32 inversion control</b>

 A0020214 **GPIO\_DINV1\_S** **GPIO Data Inversion Control** **ET** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>									<b>INV55</b>	<b>INV54</b>	<b>INV53</b>	<b>INV52</b>	<b>INV51</b>	<b>INV50</b>	<b>INV49</b>	<b>INV48</b>
<b>Type</b>									WO							
<b>Reset</b>									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>INV47</b>	<b>INV46</b>	<b>INV45</b>	<b>INV44</b>	<b>INV43</b>	<b>INV42</b>	<b>INV41</b>	<b>INV40</b>	<b>INV39</b>	<b>INV38</b>	<b>INV37</b>	<b>INV36</b>	<b>INV35</b>	<b>INV34</b>	<b>INV33</b>	<b>INV32</b>
<b>Type</b>	WO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview: For bitwise access of GPIO\_DINV1

Bit(s)	Mnemonic	Name	Description
23	<b>INV55</b>	GPIO55_DINV	<b>Bitwise SET operation of GPIO55 inversion control</b> 0: Keep 1: SET bits
22	<b>INV54</b>	GPIO54_DINV	<b>Bitwise SET operation of GPIO54 inversion control</b> 0: Keep 1: SET bits
21	<b>INV53</b>	GPIO53_DINV	<b>Bitwise SET operation of GPIO53 inversion control</b> 0: Keep 1: SET bits
20	<b>INV52</b>	GPIO52_DINV	<b>Bitwise SET operation of GPIO52 inversion control</b> 0: Keep 1: SET bits
19	<b>INV51</b>	GPIO51_DINV	<b>Bitwise SET operation of GPIO51 inversion control</b> 0: Keep 1: SET bits
18	<b>INV50</b>	GPIO50_DINV	<b>Bitwise SET operation of GPIO50 inversion control</b> 0: Keep 1: SET bits

Bit(s)	Mnemonic	Name	Description
17	INV49	GPIO49_DINV	<b>Bitwise SET operation of GPIO49 inversion control</b> 0: Keep 1: SET bits
16	INV48	GPIO48_DINV	<b>Bitwise SET operation of GPIO48 inversion control</b> 0: Keep 1: SET bits
15	INV47	GPIO47_DINV	<b>Bitwise SET operation of GPIO47 inversion control</b> 0: Keep 1: SET bits
14	INV46	GPIO46_DINV	<b>Bitwise SET operation of GPIO46 inversion control</b> 0: Keep 1: SET bits
13	INV45	GPIO45_DINV	<b>Bitwise SET operation of GPIO45 inversion control</b> 0: Keep 1: SET bits
12	INV44	GPIO44_DINV	<b>Bitwise SET operation of GPIO44 inversion control</b> 0: Keep 1: SET bits
11	INV43	GPIO43_DINV	<b>Bitwise SET operation of GPIO43 inversion control</b> 0: Keep 1: SET bits
10	INV42	GPIO42_DINV	<b>Bitwise SET operation of GPIO42 inversion control</b> 0: Keep 1: SET bits
9	INV41	GPIO41_DINV	<b>Bitwise SET operation of GPIO41 inversion control</b> 0: Keep 1: SET bits
8	INV40	GPIO40_DINV	<b>Bitwise SET operation of GPIO40 inversion control</b> 0: Keep 1: SET bits
7	INV39	GPIO39_DINV	<b>Bitwise SET operation of GPIO39 inversion control</b> 0: Keep 1: SET bits
6	INV38	GPIO38_DINV	<b>Bitwise SET operation of GPIO38 inversion control</b> 0: Keep 1: SET bits
5	INV37	GPIO37_DINV	<b>Bitwise SET operation of GPIO37 inversion control</b> 0: Keep 1: SET bits
4	INV36	GPIO36_DINV	<b>Bitwise SET operation of GPIO36 inversion control</b> 0: Keep 1: SET bits
3	INV35	GPIO35_DINV	<b>Bitwise SET operation of GPIO35 inversion control</b> 0: Keep 1: SET bits
2	INV34	GPIO34_DINV	<b>Bitwise SET operation of GPIO34 inversion control</b> 0: Keep 1: SET bits
1	INV33	GPIO33_DINV	<b>Bitwise SET operation of GPIO33 inversion control</b> 0: Keep 1: SET bits
0	INV32	GPIO32_DINV	<b>Bitwise SET operation of GPIO32 inversion control</b>

Bit(s)	Mnemonic	Name	Description
			0: Keep 1: SET bits

**A0020218    GPIO\_DINV1\_C    GPIO Data Inversion Control**
LR

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									INV55	INV54	INV53	INV52	INV51	INV50	INV49	INV48
Type									WO							
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	INV47	INV46	INV45	INV44	INV43	INV42	INV41	INV40	INV39	INV38	INV37	INV36	INV35	INV34	INV33	INV32
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview: For bitwise access of GPIO\_DINV1

Bit(s)	Mnemonic	Name	Description
23	INV55	GPIO55_DINV	Bitwise CLR operation of GPIO55 inversion control 0: Keep 1: CLR bits
22	INV54	GPIO54_DINV	Bitwise CLR operation of GPIO54 inversion control 0: Keep 1: CLR bits
21	INV53	GPIO53_DINV	Bitwise CLR operation of GPIO53 inversion control 0: Keep 1: CLR bits
20	INV52	GPIO52_DINV	Bitwise CLR operation of GPIO52 inversion control 0: Keep 1: CLR bits
19	INV51	GPIO51_DINV	Bitwise CLR operation of GPIO51 inversion control 0: Keep 1: CLR bits
18	INV50	GPIO50_DINV	Bitwise CLR operation of GPIO50 inversion control 0: Keep 1: CLR bits
17	INV49	GPIO49_DINV	Bitwise CLR operation of GPIO49 inversion control 0: Keep 1: CLR bits
16	INV48	GPIO48_DINV	Bitwise CLR operation of GPIO48 inversion control 0: Keep 1: CLR bits
15	INV47	GPIO47_DINV	Bitwise CLR operation of GPIO47 inversion control 0: Keep 1: CLR bits
14	INV46	GPIO46_DINV	Bitwise CLR operation of GPIO46 inversion control 0: Keep 1: CLR bits
13	INV45	GPIO45_DINV	Bitwise CLR operation of GPIO45 inversion control 0: Keep 1: CLR bits

Bit(s)	Mnemonic	Name	Description
12	<b>INV44</b>	GPIO44_DINV	<b>Bitwise CLR operation of GPIO44 inversion control</b> 0: Keep 1: CLR bits
11	<b>INV43</b>	GPIO43_DINV	<b>Bitwise CLR operation of GPIO43 inversion control</b> 0: Keep 1: CLR bits
10	<b>INV42</b>	GPIO42_DINV	<b>Bitwise CLR operation of GPIO42 inversion control</b> 0: Keep 1: CLR bits
9	<b>INV41</b>	GPIO41_DINV	<b>Bitwise CLR operation of GPIO41 inversion control</b> 0: Keep 1: CLR bits
8	<b>INV40</b>	GPIO40_DINV	<b>Bitwise CLR operation of GPIO40 inversion control</b> 0: Keep 1: CLR bits
7	<b>INV39</b>	GPIO39_DINV	<b>Bitwise CLR operation of GPIO39 inversion control</b> 0: Keep 1: CLR bits
6	<b>INV38</b>	GPIO38_DINV	<b>Bitwise CLR operation of GPIO38 inversion control</b> 0: Keep 1: CLR bits
5	<b>INV37</b>	GPIO37_DINV	<b>Bitwise CLR operation of GPIO37 inversion control</b> 0: Keep 1: CLR bits
4	<b>INV36</b>	GPIO36_DINV	<b>Bitwise CLR operation of GPIO36 inversion control</b> 0: Keep 1: CLR bits
3	<b>INV35</b>	GPIO35_DINV	<b>Bitwise CLR operation of GPIO35 inversion control</b> 0: Keep 1: CLR bits
2	<b>INV34</b>	GPIO34_DINV	<b>Bitwise CLR operation of GPIO34 inversion control</b> 0: Keep 1: CLR bits
1	<b>INV33</b>	GPIO33_DINV	<b>Bitwise CLR operation of GPIO33 inversion control</b> 0: Keep 1: CLR bits
0	<b>INV32</b>	GPIO32_DINV	<b>Bitwise CLR operation of GPIO32 inversion control</b> 0: Keep 1: CLR bits

 A0020300    **GPIO\_DOUT0**    **GPIO Output Data Control**    04000800 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO3 1	GPIO3 0	GPIO2 9	GPIO2 8	GPIO2 7	GPIO2 6	GPIO2 5	GPIO2 4	GPIO2 3	GPIO2 2	GPIO2 1	GPIO2 0	GPIO1 9	GPIO1 8	GPIO1 7	GPIO1 6
Type	RW															
Reset	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO1 5	GPIO1 4	GPIO1 3	GPIO1 2	GPIO1 1	GPIO1 0	GPIO9	GPIO8	GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0
Type	RW															
Reset	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0

**Overview:** Configures GPIO output value

Bit(s)	Mnemonic	Name	Description
31	<b>GPIO31</b>	GPIO31_OUT	<b>GPIO31 data output value</b> 0: GPIO output LO 1: GPIO output HI
30	<b>GPIO30</b>	GPIO30_OUT	<b>GPIO30 data output value</b> 0: GPIO output LO 1: GPIO output HI
29	<b>GPIO29</b>	GPIO29_OUT	<b>GPIO29 data output value</b> 0: GPIO output LO 1: GPIO output HI
28	<b>GPIO28</b>	GPIO28_OUT	<b>GPIO28 data output value</b> 0: GPIO output LO 1: GPIO output HI
27	<b>GPIO27</b>	GPIO27_OUT	<b>GPIO27 data output value</b> 0: GPIO output LO 1: GPIO output HI
26	<b>GPIO26</b>	GPIO26_OUT	<b>GPIO26 data output value</b> 0: GPIO output LO 1: GPIO output HI
25	<b>GPIO25</b>	GPIO25_OUT	<b>GPIO25 data output value</b> 0: GPIO output LO 1: GPIO output HI
24	<b>GPIO24</b>	GPIO24_OUT	<b>GPIO24 data output value</b> 0: GPIO output LO 1: GPIO output HI
23	<b>GPIO23</b>	GPIO23_OUT	<b>GPIO23 data output value</b> 0: GPIO output LO 1: GPIO output HI
22	<b>GPIO22</b>	GPIO22_OUT	<b>GPIO22 data output value</b> 0: GPIO output LO 1: GPIO output HI
21	<b>GPIO21</b>	GPIO21_OUT	<b>GPIO21 data output value</b> 0: GPIO output LO 1: GPIO output HI
20	<b>GPIO20</b>	GPIO20_OUT	<b>GPIO20 data output value</b> 0: GPIO output LO 1: GPIO output HI
19	<b>GPIO19</b>	GPIO19_OUT	<b>GPIO19 data output value</b> 0: GPIO output LO 1: GPIO output HI
18	<b>GPIO18</b>	GPIO18_OUT	<b>GPIO18 data output value</b> 0: GPIO output LO 1: GPIO output HI
17	<b>GPIO17</b>	GPIO17_OUT	<b>GPIO17 data output value</b> 0: GPIO output LO 1: GPIO output HI
16	<b>GPIO16</b>	GPIO16_OUT	<b>GPIO16 data output value</b> 0: GPIO output LO 1: GPIO output HI
15	<b>GPIO15</b>	GPIO15_OUT	<b>GPIO15 data output value</b> 0: GPIO output LO

Bit(s)	Mnemonic	Name	Description
14	<b>GPIO14</b>	GPIO14_OUT	1: GPIO output HI <b>GPIO14 data output value</b> 0: GPIO output LO
13	<b>GPIO13</b>	GPIO13_OUT	1: GPIO output HI <b>GPIO13 data output value</b> 0: GPIO output LO
12	<b>GPIO12</b>	GPIO12_OUT	1: GPIO output HI <b>GPIO12 data output value</b> 0: GPIO output LO
11	<b>GPIO11</b>	GPIO11_OUT	1: GPIO output HI <b>GPIO11 data output value</b> 0: GPIO output LO
10	<b>GPIO10</b>	GPIO10_OUT	1: GPIO output HI <b>GPIO10 data output value</b> 0: GPIO output LO
9	<b>GPIO9</b>	GPIO9_OUT	1: GPIO output HI <b>GPIO9 data output value</b> 0: GPIO output LO
8	<b>GPIO8</b>	GPIO8_OUT	1: GPIO output HI <b>GPIO8 data output value</b> 0: GPIO output LO
7	<b>GPIO7</b>	GPIO7_OUT	1: GPIO output HI <b>GPIO7 data output value</b> 0: GPIO output LO
6	<b>GPIO6</b>	GPIO6_OUT	1: GPIO output HI <b>GPIO6 data output value</b> 0: GPIO output LO
5	<b>GPIO5</b>	GPIO5_OUT	1: GPIO output HI <b>GPIO5 data output value</b> 0: GPIO output LO
4	<b>GPIO4</b>	GPIO4_OUT	1: GPIO output HI <b>GPIO4 data output value</b> 0: GPIO output LO
3	<b>GPIO3</b>	GPIO3_OUT	1: GPIO output HI <b>GPIO3 data output value</b> 0: GPIO output LO
2	<b>GPIO2</b>	GPIO2_OUT	1: GPIO output HI <b>GPIO2 data output value</b> 0: GPIO output LO
1	<b>GPIO1</b>	GPIO1_OUT	1: GPIO output HI <b>GPIO1 data output value</b> 0: GPIO output LO
0	<b>GPIO0</b>	GPIO0_OUT	1: GPIO output HI <b>GPIO0 data output value</b> 0: GPIO output LO

A0020304 GPIO\_DOUT0\_S ET GPIO Output Data Control 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
-----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Name	GPIO31	GPIO30	GPIO29	GPIO28	GPIO27	GPIO26	GPIO25	GPIO24	GPIO23	GPIO22	GPIO21	GPIO20	GPIO19	GPIO18	GPIO17	GPIO16
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0	GPIO9	GPIO8	GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview: For bitwise access of GPIO\_DIR0

Bit(s)	Mnemonic	Name	Description
31	<b>GPIO31</b>	GPIO31_OUT	<b>Bitwise SET operation of GPIO31 data output value</b> 0: Keep 1: SET bits
30	<b>GPIO30</b>	GPIO30_OUT	<b>Bitwise SET operation of GPIO30 data output value</b> 0: Keep 1: SET bits
29	<b>GPIO29</b>	GPIO29_OUT	<b>Bitwise SET operation of GPIO29 data output value</b> 0: Keep 1: SET bits
28	<b>GPIO28</b>	GPIO28_OUT	<b>Bitwise SET operation of GPIO28 data output value</b> 0: Keep 1: SET bits
27	<b>GPIO27</b>	GPIO27_OUT	<b>Bitwise SET operation of GPIO27 data output value</b> 0: Keep 1: SET bits
26	<b>GPIO26</b>	GPIO26_OUT	<b>Bitwise SET operation of GPIO26 data output value</b> 0: Keep 1: SET bits
25	<b>GPIO25</b>	GPIO25_OUT	<b>Bitwise SET operation of GPIO25 data output value</b> 0: Keep 1: SET bits
24	<b>GPIO24</b>	GPIO24_OUT	<b>Bitwise SET operation of GPIO24 data output value</b> 0: Keep 1: SET bits
23	<b>GPIO23</b>	GPIO23_OUT	<b>Bitwise SET operation of GPIO23 data output value</b> 0: Keep 1: SET bits
22	<b>GPIO22</b>	GPIO22_OUT	<b>Bitwise SET operation of GPIO22 data output value</b> 0: Keep 1: SET bits
21	<b>GPIO21</b>	GPIO21_OUT	<b>Bitwise SET operation of GPIO21 data output value</b> 0: Keep 1: SET bits
20	<b>GPIO20</b>	GPIO20_OUT	<b>Bitwise SET operation of GPIO20 data output value</b> 0: Keep 1: SET bits
19	<b>GPIO19</b>	GPIO19_OUT	<b>Bitwise SET operation of GPIO19 data output value</b> 0: Keep 1: SET bits
18	<b>GPIO18</b>	GPIO18_OUT	<b>Bitwise SET operation of GPIO18 data output value</b> 0: Keep

Bit(s)	Mnemonic	Name	Description
17	<b>GPIO17</b>	GPIO17_OUT	1: SET bits <b>Bitwise SET operation of GPIO17 data output value</b> 0: Keep 1: SET bits
16	<b>GPIO16</b>	GPIO16_OUT	1: SET bits <b>Bitwise SET operation of GPIO16 data output value</b> 0: Keep 1: SET bits
15	<b>GPIO15</b>	GPIO15_OUT	1: SET bits <b>Bitwise SET operation of GPIO15 data output value</b> 0: Keep 1: SET bits
14	<b>GPIO14</b>	GPIO14_OUT	1: SET bits <b>Bitwise SET operation of GPIO14 data output value</b> 0: Keep 1: SET bits
13	<b>GPIO13</b>	GPIO13_OUT	1: SET bits <b>Bitwise SET operation of GPIO13 data output value</b> 0: Keep 1: SET bits
12	<b>GPIO12</b>	GPIO12_OUT	1: SET bits <b>Bitwise SET operation of GPIO12 data output value</b> 0: Keep 1: SET bits
11	<b>GPIO11</b>	GPIO11_OUT	1: SET bits <b>Bitwise SET operation of GPIO11 data output value</b> 0: Keep 1: SET bits
10	<b>GPIO10</b>	GPIO10_OUT	1: SET bits <b>Bitwise SET operation of GPIO10 data output value</b> 0: Keep 1: SET bits
9	<b>GPIO9</b>	GPIO9_OUT	1: SET bits <b>Bitwise SET operation of GPIO9 data output value</b> 0: Keep 1: SET bits
8	<b>GPIO8</b>	GPIO8_OUT	1: SET bits <b>Bitwise SET operation of GPIO8 data output value</b> 0: Keep 1: SET bits
7	<b>GPIO7</b>	GPIO7_OUT	1: SET bits <b>Bitwise SET operation of GPIO7 data output value</b> 0: Keep 1: SET bits
6	<b>GPIO6</b>	GPIO6_OUT	1: SET bits <b>Bitwise SET operation of GPIO6 data output value</b> 0: Keep 1: SET bits
5	<b>GPIO5</b>	GPIO5_OUT	1: SET bits <b>Bitwise SET operation of GPIO5 data output value</b> 0: Keep 1: SET bits
4	<b>GPIO4</b>	GPIO4_OUT	1: SET bits <b>Bitwise SET operation of GPIO4 data output value</b> 0: Keep 1: SET bits
3	<b>GPIO3</b>	GPIO3_OUT	1: SET bits <b>Bitwise SET operation of GPIO3 data output value</b> 0: Keep 1: SET bits
2	<b>GPIO2</b>	GPIO2_OUT	1: SET bits <b>Bitwise SET operation of GPIO2 data output value</b> 0: Keep 1: SET bits
1	<b>GPIO1</b>	GPIO1_OUT	1: SET bits <b>Bitwise SET operation of GPIO1 data output value</b> 0: Keep 1: SET bits

Bit(s)	Mnemonic	Name	Description
0	<b>GPIO0</b>	GPIO0_OUT	<b>Bitwise SET operation of GPIO0 data output value</b> 0: Keep 1: SET bits

**A0020308    GPIO\_DOUT0\_C**    **GPIO Output Data Control**    **00000000**  
LR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	GPIO3 1	GPIO3 0	GPIO2 9	GPIO2 8	GPIO2 7	GPIO2 6	GPIO2 5	GPIO2 4	GPIO2 3	GPIO2 2	GPIO2 1	GPIO2 0	GPIO1 9	GPIO1 8	GPIO1 7	GPIO1 6
<b>Type</b>	WO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	GPIO1 5	GPIO1 4	GPIO1 3	GPIO1 2	GPIO1 1	GPIO1 0	GPIO9	GPIO8	GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0
<b>Type</b>	WO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview:** For bitwise access of GPIO\_DIR0

Bit(s)	Mnemonic	Name	Description
31	<b>GPIO31</b>	GPIO31_OUT	<b>Bitwise CLR operation of GPIO31 data output value</b> 0: Keep 1: CLR bits
30	<b>GPIO30</b>	GPIO30_OUT	<b>Bitwise CLR operation of GPIO30 data output value</b> 0: Keep 1: CLR bits
29	<b>GPIO29</b>	GPIO29_OUT	<b>Bitwise CLR operation of GPIO29 data output value</b> 0: Keep 1: CLR bits
28	<b>GPIO28</b>	GPIO28_OUT	<b>Bitwise CLR operation of GPIO28 data output value</b> 0: Keep 1: CLR bits
27	<b>GPIO27</b>	GPIO27_OUT	<b>Bitwise CLR operation of GPIO27 data output value</b> 0: Keep 1: CLR bits
26	<b>GPIO26</b>	GPIO26_OUT	<b>Bitwise CLR operation of GPIO26 data output value</b> 0: Keep 1: CLR bits
25	<b>GPIO25</b>	GPIO25_OUT	<b>Bitwise CLR operation of GPIO25 data output value</b> 0: Keep 1: CLR bits
24	<b>GPIO24</b>	GPIO24_OUT	<b>Bitwise CLR operation of GPIO24 data output value</b> 0: Keep 1: CLR bits
23	<b>GPIO23</b>	GPIO23_OUT	<b>Bitwise CLR operation of GPIO23 data output value</b> 0: Keep 1: CLR bits
22	<b>GPIO22</b>	GPIO22_OUT	<b>Bitwise CLR operation of GPIO22 data output value</b> 0: Keep 1: CLR bits
21	<b>GPIO21</b>	GPIO21_OUT	<b>Bitwise CLR operation of GPIO21 data output value</b>

Bit(s)	Mnemonic	Name	Description
			0: Keep 1: CLR bits
20	<b>GPIO20</b>	GPIO20_OUT	<b>Bitwise CLR operation of GPIO20 data output value</b>
			0: Keep 1: CLR bits
19	<b>GPIO19</b>	GPIO19_OUT	<b>Bitwise CLR operation of GPIO19 data output value</b>
			0: Keep 1: CLR bits
18	<b>GPIO18</b>	GPIO18_OUT	<b>Bitwise CLR operation of GPIO18 data output value</b>
			0: Keep 1: CLR bits
17	<b>GPIO17</b>	GPIO17_OUT	<b>Bitwise CLR operation of GPIO17 data output value</b>
			0: Keep 1: CLR bits
16	<b>GPIO16</b>	GPIO16_OUT	<b>Bitwise CLR operation of GPIO16 data output value</b>
			0: Keep 1: CLR bits
15	<b>GPIO15</b>	GPIO15_OUT	<b>Bitwise CLR operation of GPIO15 data output value</b>
			0: Keep 1: CLR bits
14	<b>GPIO14</b>	GPIO14_OUT	<b>Bitwise CLR operation of GPIO14 data output value</b>
			0: Keep 1: CLR bits
13	<b>GPIO13</b>	GPIO13_OUT	<b>Bitwise CLR operation of GPIO13 data output value</b>
			0: Keep 1: CLR bits
12	<b>GPIO12</b>	GPIO12_OUT	<b>Bitwise CLR operation of GPIO12 data output value</b>
			0: Keep 1: CLR bits
11	<b>GPIO11</b>	GPIO11_OUT	<b>Bitwise CLR operation of GPIO11 data output value</b>
			0: Keep 1: CLR bits
10	<b>GPIO10</b>	GPIO10_OUT	<b>Bitwise CLR operation of GPIO10 data output value</b>
			0: Keep 1: CLR bits
9	<b>GPIO9</b>	GPIO9_OUT	<b>Bitwise CLR operation of GPIO9 data output value</b>
			0: Keep 1: CLR bits
8	<b>GPIO8</b>	GPIO8_OUT	<b>Bitwise CLR operation of GPIO8 data output value</b>
			0: Keep 1: CLR bits
7	<b>GPIO7</b>	GPIO7_OUT	<b>Bitwise CLR operation of GPIO7 data output value</b>
			0: Keep 1: CLR bits
6	<b>GPIO6</b>	GPIO6_OUT	<b>Bitwise CLR operation of GPIO6 data output value</b>
			0: Keep 1: CLR bits
5	<b>GPIO5</b>	GPIO5_OUT	<b>Bitwise CLR operation of GPIO5 data output value</b>
			0: Keep 1: CLR bits
4	<b>GPIO4</b>	GPIO4_OUT	<b>Bitwise CLR operation of GPIO4 data output value</b>
			0: Keep

Bit(s)	Mnemonic	Name	Description
3	<b>GPIO3</b>	GPIO3_OUT	1: CLR bits <b>Bitwise CLR operation of GPIO3 data output value</b> 0: Keep 1: CLR bits
2	<b>GPIO2</b>	GPIO2_OUT	<b>Bitwise CLR operation of GPIO2 data output value</b> 0: Keep 1: CLR bits
1	<b>GPIO1</b>	GPIO1_OUT	<b>Bitwise CLR operation of GPIO1 data output value</b> 0: Keep 1: CLR bits
0	<b>GPIO0</b>	GPIO0_OUT	<b>Bitwise CLR operation of GPIO0 data output value</b> 0: Keep 1: CLR bits

 A0020310 GPIO\_DOUT1 **GPIO Output Data Control** 00004000 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>									GPIO5 5	GPIO5 4			GPIO5 1	GPIO5 0	GPIO4 9	GPIO4 8
<b>Type</b>									RW	RW			RW	RW	RW	RW
<b>Reset</b>									0	0			0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	GPIO4 7	GPIO4 6	GPIO4 5	GPIO4 4	GPIO4 3	GPIO4 2	GPIO4 1	GPIO4 0	GPIO3 9	GPIO3 8	GPIO3 7	GPIO3 6	GPIO3 5	GPIO3 4	GPIO3 3	GPIO3 2
<b>Type</b>	RW															
<b>Reset</b>	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview: Configures GPIO output value

Bit(s)	Mnemonic	Name	Description
23	<b>GPIO55</b>	GPIO55_OUT	<b>GPIO55 data output value</b> 0: GPIO output LO 1: GPIO output HI
22	<b>GPIO54</b>	GPIO54_OUT	<b>GPIO54 data output value</b> 0: GPIO output LO 1: GPIO output HI
19	<b>GPIO51</b>	GPIO51_OUT	<b>GPIO51 data output value</b> 0: GPIO output LO 1: GPIO output HI
18	<b>GPIO50</b>	GPIO50_OUT	<b>GPIO50 data output value</b> 0: GPIO output LO 1: GPIO output HI
17	<b>GPIO49</b>	GPIO49_OUT	<b>GPIO49 data output value</b> 0: GPIO output LO 1: GPIO output HI
16	<b>GPIO48</b>	GPIO48_OUT	<b>GPIO48 data output value</b> 0: GPIO output LO 1: GPIO output HI
15	<b>GPIO47</b>	GPIO47_OUT	<b>GPIO47 data output value</b> 0: GPIO output LO 1: GPIO output HI
14	<b>GPIO46</b>	GPIO46_OUT	<b>GPIO46 data output value</b>

Bit(s)	Mnemonic	Name	Description
13	<b>GPIO45</b>	GPIO45_OUT	0: GPIO output LO 1: GPIO output HI <b>GPIO45 data output value</b>
12	<b>GPIO44</b>	GPIO44_OUT	0: GPIO output LO 1: GPIO output HI <b>GPIO44 data output value</b>
11	<b>GPIO43</b>	GPIO43_OUT	0: GPIO output LO 1: GPIO output HI <b>GPIO43 data output value</b>
10	<b>GPIO42</b>	GPIO42_OUT	0: GPIO output LO 1: GPIO output HI <b>GPIO42 data output value</b>
9	<b>GPIO41</b>	GPIO41_OUT	0: GPIO output LO 1: GPIO output HI <b>GPIO41 data output value</b>
8	<b>GPIO40</b>	GPIO40_OUT	0: GPIO output LO 1: GPIO output HI <b>GPIO40 data output value</b>
7	<b>GPIO39</b>	GPIO39_OUT	0: GPIO output LO 1: GPIO output HI <b>GPIO39 data output value</b>
6	<b>GPIO38</b>	GPIO38_OUT	0: GPIO output LO 1: GPIO output HI <b>GPIO38 data output value</b>
5	<b>GPIO37</b>	GPIO37_OUT	0: GPIO output LO 1: GPIO output HI <b>GPIO37 data output value</b>
4	<b>GPIO36</b>	GPIO36_OUT	0: GPIO output LO 1: GPIO output HI <b>GPIO36 data output value</b>
3	<b>GPIO35</b>	GPIO35_OUT	0: GPIO output LO 1: GPIO output HI <b>GPIO35 data output value</b>
2	<b>GPIO34</b>	GPIO34_OUT	0: GPIO output LO 1: GPIO output HI <b>GPIO34 data output value</b>
1	<b>GPIO33</b>	GPIO33_OUT	0: GPIO output LO 1: GPIO output HI <b>GPIO33 data output value</b>
0	<b>GPIO32</b>	GPIO32_OUT	0: GPIO output LO 1: GPIO output HI <b>GPIO32 data output value</b>

A0020314 GPIO\_DOUT1\_S ET GPIO Output Data Control 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									GPIO5 5	GPIO5 4			GPIO5 1	GPIO5 0	GPIO4 9	GPIO4 8
Type									WO	WO			WO	WO	WO	WO

Reset									0	0			0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO4 7	GPIO4 6	GPIO4 5	GPIO4 4	GPIO4 3	GPIO4 2	GPIO4 1	GPIO4 0	GPIO3 9	GPIO3 8	GPIO3 7	GPIO3 6	GPIO3 5	GPIO3 4	GPIO3 3	GPIO3 2
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview:** For bitwise access of GPIO\_DIR1

Bit(s)	Mnemonic	Name	Description
23	<b>GPIO55</b>	GPIO55_OUT	<b>Bitwise SET operation of GPIO55 data output value</b> 0: Keep 1: SET bits
22	<b>GPIO54</b>	GPIO54_OUT	<b>Bitwise SET operation of GPIO54 data output value</b> 0: Keep 1: SET bits
19	<b>GPIO51</b>	GPIO51_OUT	<b>Bitwise SET operation of GPIO51 data output value</b> 0: Keep 1: SET bits
18	<b>GPIO50</b>	GPIO50_OUT	<b>Bitwise SET operation of GPIO50 data output value</b> 0: Keep 1: SET bits
17	<b>GPIO49</b>	GPIO49_OUT	<b>Bitwise SET operation of GPIO49 data output value</b> 0: Keep 1: SET bits
16	<b>GPIO48</b>	GPIO48_OUT	<b>Bitwise SET operation of GPIO48 data output value</b> 0: Keep 1: SET bits
15	<b>GPIO47</b>	GPIO47_OUT	<b>Bitwise SET operation of GPIO47 data output value</b> 0: Keep 1: SET bits
14	<b>GPIO46</b>	GPIO46_OUT	<b>Bitwise SET operation of GPIO46 data output value</b> 0: Keep 1: SET bits
13	<b>GPIO45</b>	GPIO45_OUT	<b>Bitwise SET operation of GPIO45 data output value</b> 0: Keep 1: SET bits
12	<b>GPIO44</b>	GPIO44_OUT	<b>Bitwise SET operation of GPIO44 data output value</b> 0: Keep 1: SET bits
11	<b>GPIO43</b>	GPIO43_OUT	<b>Bitwise SET operation of GPIO43 data output value</b> 0: Keep 1: SET bits
10	<b>GPIO42</b>	GPIO42_OUT	<b>Bitwise SET operation of GPIO42 data output value</b> 0: Keep 1: SET bits
9	<b>GPIO41</b>	GPIO41_OUT	<b>Bitwise SET operation of GPIO41 data output value</b> 0: Keep 1: SET bits
8	<b>GPIO40</b>	GPIO40_OUT	<b>Bitwise SET operation of GPIO40 data output value</b> 0: Keep 1: SET bits
7	<b>GPIO39</b>	GPIO39_OUT	<b>Bitwise SET operation of GPIO39 data output value</b>

Bit(s)	Mnemonic	Name	Description
6	<b>GPIO38</b>	GPIO38_OUT	Bitwise SET operation of GPIO38 data output value 0: Keep 1: SET bits
5	<b>GPIO37</b>	GPIO37_OUT	Bitwise SET operation of GPIO37 data output value 0: Keep 1: SET bits
4	<b>GPIO36</b>	GPIO36_OUT	Bitwise SET operation of GPIO36 data output value 0: Keep 1: SET bits
3	<b>GPIO35</b>	GPIO35_OUT	Bitwise SET operation of GPIO35 data output value 0: Keep 1: SET bits
2	<b>GPIO34</b>	GPIO34_OUT	Bitwise SET operation of GPIO34 data output value 0: Keep 1: SET bits
1	<b>GPIO33</b>	GPIO33_OUT	Bitwise SET operation of GPIO33 data output value 0: Keep 1: SET bits
0	<b>GPIO32</b>	GPIO32_OUT	Bitwise SET operation of GPIO32 data output value 0: Keep 1: SET bits

A0020318 GPIO\_DOUT1\_C GPIO Output Data Control LR 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name									GPIO5 5	GPIO5 4				GPIO5 1	GPIO5 0	GPIO4 9	GPIO4 8
Type									WO	WO				WO	WO	WO	WO
Reset									0	0				0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	GPIO4 7	GPIO4 6	GPIO4 5	GPIO4 4	GPIO4 3	GPIO4 2	GPIO4 1	GPIO4 0	GPIO3 9	GPIO3 8	GPIO3 7	GPIO3 6	GPIO3 5	GPIO3 4	GPIO3 3	GPIO3 2	
Type	WO																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Overview: For bitwise access of GPIO\_DIR1

Bit(s)	Mnemonic	Name	Description
23	<b>GPIO55</b>	GPIO55_OUT	Bitwise CLR operation of GPIO55 data output value 0: Keep 1: CLR bits
22	<b>GPIO54</b>	GPIO54_OUT	Bitwise CLR operation of GPIO54 data output value 0: Keep 1: CLR bits
19	<b>GPIO51</b>	GPIO51_OUT	Bitwise CLR operation of GPIO51 data output value 0: Keep 1: CLR bits
18	<b>GPIO50</b>	GPIO50_OUT	Bitwise CLR operation of GPIO50 data output value 0: Keep

Bit(s)	Mnemonic	Name	Description
17	<b>GPIO49</b>	GPIO49_OUT	1: CLR bits <b>Bitwise CLR operation of GPIO49 data output value</b> 0: Keep 1: CLR bits
16	<b>GPIO48</b>	GPIO48_OUT	1: CLR bits <b>Bitwise CLR operation of GPIO48 data output value</b> 0: Keep 1: CLR bits
15	<b>GPIO47</b>	GPIO47_OUT	1: CLR bits <b>Bitwise CLR operation of GPIO47 data output value</b> 0: Keep 1: CLR bits
14	<b>GPIO46</b>	GPIO46_OUT	1: CLR bits <b>Bitwise CLR operation of GPIO46 data output value</b> 0: Keep 1: CLR bits
13	<b>GPIO45</b>	GPIO45_OUT	1: CLR bits <b>Bitwise CLR operation of GPIO45 data output value</b> 0: Keep 1: CLR bits
12	<b>GPIO44</b>	GPIO44_OUT	1: CLR bits <b>Bitwise CLR operation of GPIO44 data output value</b> 0: Keep 1: CLR bits
11	<b>GPIO43</b>	GPIO43_OUT	1: CLR bits <b>Bitwise CLR operation of GPIO43 data output value</b> 0: Keep 1: CLR bits
10	<b>GPIO42</b>	GPIO42_OUT	1: CLR bits <b>Bitwise CLR operation of GPIO42 data output value</b> 0: Keep 1: CLR bits
9	<b>GPIO41</b>	GPIO41_OUT	1: CLR bits <b>Bitwise CLR operation of GPIO41 data output value</b> 0: Keep 1: CLR bits
8	<b>GPIO40</b>	GPIO40_OUT	1: CLR bits <b>Bitwise CLR operation of GPIO40 data output value</b> 0: Keep 1: CLR bits
7	<b>GPIO39</b>	GPIO39_OUT	1: CLR bits <b>Bitwise CLR operation of GPIO39 data output value</b> 0: Keep 1: CLR bits
6	<b>GPIO38</b>	GPIO38_OUT	1: CLR bits <b>Bitwise CLR operation of GPIO38 data output value</b> 0: Keep 1: CLR bits
5	<b>GPIO37</b>	GPIO37_OUT	1: CLR bits <b>Bitwise CLR operation of GPIO37 data output value</b> 0: Keep 1: CLR bits
4	<b>GPIO36</b>	GPIO36_OUT	1: CLR bits <b>Bitwise CLR operation of GPIO36 data output value</b> 0: Keep 1: CLR bits
3	<b>GPIO35</b>	GPIO35_OUT	1: CLR bits <b>Bitwise CLR operation of GPIO35 data output value</b> 0: Keep 1: CLR bits
2	<b>GPIO34</b>	GPIO34_OUT	1: CLR bits <b>Bitwise CLR operation of GPIO34 data output value</b> 0: Keep 1: CLR bits
1	<b>GPIO33</b>	GPIO33_OUT	1: CLR bits <b>Bitwise CLR operation of GPIO33 data output value</b> 0: Keep 1: CLR bits

Bit(s)	Mnemonic	Name	Description
0	<b>GPIO32</b>	GPIO32_OUT	Bitwise CLR operation of GPIO32 data output value 0: Keep 1: CLR bits

A0020400 <u>GPIO_DIN0</u> <u>GPIO Input Data Value</u> 00000000																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO3 1	GPIO3 0	GPIO2 9	GPIO2 8	GPIO2 7	GPIO2 6	GPIO2 5	GPIO2 4	GPIO2 3	GPIO2 2	GPIO2 1	GPIO2 0	GPIO2 9	GPIO1 8	GPIO1 7	GPIO1 6
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO1 5	GPIO1 4	GPIO1 3	GPIO1 2	GPIO1 1	GPIO1 0	GPIO9	GPIO8	GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview:** Reads GPIO input value

Bit(s)	Mnemonic	Name	Description
31	<b>GPIO31</b>	GPIO31_DIN	GPIO31 data input value
30	<b>GPIO30</b>	GPIO30_DIN	GPIO30 data input value
29	<b>GPIO29</b>	GPIO29_DIN	GPIO29 data input value
28	<b>GPIO28</b>	GPIO28_DIN	GPIO28 data input value
27	<b>GPIO27</b>	GPIO27_DIN	GPIO27 data input value
26	<b>GPIO26</b>	GPIO26_DIN	GPIO26 data input value
25	<b>GPIO25</b>	GPIO25_DIN	GPIO25 data input value
24	<b>GPIO24</b>	GPIO24_DIN	GPIO24 data input value
23	<b>GPIO23</b>	GPIO23_DIN	GPIO23 data input value
22	<b>GPIO22</b>	GPIO22_DIN	GPIO22 data input value
21	<b>GPIO21</b>	GPIO21_DIN	GPIO21 data input value
20	<b>GPIO20</b>	GPIO20_DIN	GPIO20 data input value
19	<b>GPIO19</b>	GPIO19_DIN	GPIO19 data input value
18	<b>GPIO18</b>	GPIO18_DIN	GPIO18 data input value
17	<b>GPIO17</b>	GPIO17_DIN	GPIO17 data input value
16	<b>GPIO16</b>	GPIO16_DIN	GPIO16 data input value
15	<b>GPIO15</b>	GPIO15_DIN	GPIO15 data input value
14	<b>GPIO14</b>	GPIO14_DIN	GPIO14 data input value
13	<b>GPIO13</b>	GPIO13_DIN	GPIO13 data input value
12	<b>GPIO12</b>	GPIO12_DIN	GPIO12 data input value
11	<b>GPIO11</b>	GPIO11_DIN	GPIO11 data input value
10	<b>GPIO10</b>	GPIO10_DIN	GPIO10 data input value
9	<b>GPIO9</b>	GPIO9_DIN	GPIO9 data input value
8	<b>GPIO8</b>	GPIO8_DIN	GPIO8 data input value
7	<b>GPIO7</b>	GPIO7_DIN	GPIO7 data input value
6	<b>GPIO6</b>	GPIO6_DIN	GPIO6 data input value
5	<b>GPIO5</b>	GPIO5_DIN	GPIO5 data input value

Bit(s)	Mnemonic	Name	Description
4	<b>GPIO4</b>	GPIO4_DIN	GPIO4 data input value
3	<b>GPIO3</b>	GPIO3_DIN	GPIO3 data input value
2	<b>GPIO2</b>	GPIO2_DIN	GPIO2 data input value
1	<b>GPIO1</b>	GPIO1_DIN	GPIO1 data input value
0	<b>GPIO0</b>	GPIO0_DIN	GPIO0 data input value

A0020410 <u>GPIO_DIN1</u> GPIO Input Data Value																00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
<b>Name</b>									<b>GPIO5</b>	<b>GPIO4</b>									
<b>Type</b>									5	4	3	2	1	0	9	8			
<b>Reset</b>									RO										
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
<b>Name</b>	<b>GPIO4</b>	<b>GPIO3</b>																	
<b>Type</b>	RO																		
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			

**Overview:** Reads GPIO input value

Bit(s)	Mnemonic	Name	Description
23	<b>GPIO55</b>	GPIO55_DIN	GPIO55 data input value
22	<b>GPIO54</b>	GPIO54_DIN	GPIO54 data input value
21	<b>GPIO53</b>	GPIO53_DIN	GPIO53 data input value
20	<b>GPIO52</b>	GPIO52_DIN	GPIO52 data input value
19	<b>GPIO51</b>	GPIO51_DIN	GPIO51 data input value
18	<b>GPIO50</b>	GPIO50_DIN	GPIO50 data input value
17	<b>GPIO49</b>	GPIO49_DIN	GPIO49 data input value
16	<b>GPIO48</b>	GPIO48_DIN	GPIO48 data input value
15	<b>GPIO47</b>	GPIO47_DIN	GPIO47 data input value
14	<b>GPIO46</b>	GPIO46_DIN	GPIO46 data input value
13	<b>GPIO45</b>	GPIO45_DIN	GPIO45 data input value
12	<b>GPIO44</b>	GPIO44_DIN	GPIO44 data input value
11	<b>GPIO43</b>	GPIO43_DIN	GPIO43 data input value
10	<b>GPIO42</b>	GPIO42_DIN	GPIO42 data input value
9	<b>GPIO41</b>	GPIO41_DIN	GPIO41 data input value
8	<b>GPIO40</b>	GPIO40_DIN	GPIO40 data input value
7	<b>GPIO39</b>	GPIO39_DIN	GPIO39 data input value
6	<b>GPIO38</b>	GPIO38_DIN	GPIO38 data input value
5	<b>GPIO37</b>	GPIO37_DIN	GPIO37 data input value
4	<b>GPIO36</b>	GPIO36_DIN	GPIO36 data input value
3	<b>GPIO35</b>	GPIO35_DIN	GPIO35 data input value
2	<b>GPIO34</b>	GPIO34_DIN	GPIO34 data input value
1	<b>GPIO33</b>	GPIO33_DIN	GPIO33 data input value
0	<b>GPIO32</b>	GPIO32_DIN	GPIO32 data input value

A0020500 GPIO\_PULLSEL  
 0 GPIO Pullsel Control 00000000 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		GPIO30					GPIO25	GPIO24	GPIO23	GPIO22						
Type		RW					RW	RW	RW	RW						
Reset		0					0	0	0	0						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					GPIO11		GPIO9	GPIO8	GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0
Type					RW		RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset					0		0	0	0	0	0	0	0	0	0	0

Overview: Configures GPIO PUPD selection

Bit(s)	Mnemonic	Name	Description
30	<b>GPIO30</b>	GPIO30_PULLSEL	<b>GPIO30 PULLSEL</b> 0: Pull down 1: Pull up
25	<b>GPIO25</b>	GPIO25_PULLSEL	<b>GPIO25 PULLSEL</b> 0: Pull down 1: Pull up
24	<b>GPIO24</b>	GPIO24_PULLSEL	<b>GPIO24 PULLSEL</b> 0: Pull down 1: Pull up
23	<b>GPIO23</b>	GPIO23_PULLSEL	<b>GPIO23 PULLSEL</b> 0: Pull down 1: Pull up
22	<b>GPIO22</b>	GPIO22_PULLSEL	<b>GPIO22 PULLSEL</b> 0: Pull down 1: Pull up
11	<b>GPIO11</b>	GPIO11_PULLSEL	<b>GPIO11 PULLSEL</b> 0: Pull down 1: Pull up
9	<b>GPIO9</b>	GPIO9_PULLSEL	<b>GPIO9 PULLSEL</b> 0: Pull down 1: Pull up
8	<b>GPIO8</b>	GPIO8_PULLSEL	<b>GPIO8 PULLSEL</b> 0: Pull down 1: Pull up
7	<b>GPIO7</b>	GPIO7_PULLSEL	<b>GPIO7 PULLSEL</b> 0: Pull down 1: Pull up
6	<b>GPIO6</b>	GPIO6_PULLSEL	<b>GPIO6 PULLSEL</b> 0: Pull down 1: Pull up
5	<b>GPIO5</b>	GPIO5_PULLSEL	<b>GPIO5 PULLSEL</b> 0: Pull down 1: Pull up
4	<b>GPIO4</b>	GPIO4_PULLSEL	<b>GPIO4 PULLSEL</b> 0: Pull down 1: Pull up

Bit(s)	Mnemonic	Name	Description
3	<b>GPIO3</b>	GPIO3_PULLSEL	<b>GPIO3 PULLSEL</b> 0: Pull down 1: Pull up
2	<b>GPIO2</b>	GPIO2_PULLSEL	<b>GPIO2 PULLSEL</b> 0: Pull down 1: Pull up
1	<b>GPIO1</b>	GPIO1_PULLSEL	<b>GPIO1 PULLSEL</b> 0: Pull down 1: Pull up
0	<b>GPIO0</b>	GPIO0_PULLSEL	<b>GPIO0 PULLSEL</b> 0: Pull down 1: Pull up

 A0020504 **GPIO\_PULLSEL** GPIO Pullsel Control **0\_SET** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>		<b>GPIO3_0</b>					<b>GPIO2_5</b>	<b>GPIO2_4</b>	<b>GPIO2_3</b>	<b>GPIO2_2</b>						
<b>Type</b>		WO					WO	WO	WO	WO						
<b>Reset</b>		0					0	0	0	0						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>					<b>GPIO1_1</b>		<b>GPIO9</b>	<b>GPIO8</b>	<b>GPIO7</b>	<b>GPIO6</b>	<b>GPIO5</b>	<b>GPIO4</b>	<b>GPIO3</b>	<b>GPIO2</b>	<b>GPIO1</b>	<b>GPIO0</b>
<b>Type</b>					WO		WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
<b>Reset</b>					0		0	0	0	0	0	0	0	0	0	0

Overview: For bitwise access of GPIO\_PULLSEL0

Bit(s)	Mnemonic	Name	Description
30	<b>GPIO30</b>	GPIO30_PULLSEL	<b>Bitwise SET operation of GPIO30 PULLSEL_SET</b> 0: Keep 1: SET bits
25	<b>GPIO25</b>	GPIO25_PULLSEL	<b>Bitwise SET operation of GPIO25 PULLSEL_SET</b> 0: Keep 1: SET bits
24	<b>GPIO24</b>	GPIO24_PULLSEL	<b>Bitwise SET operation of GPIO24 PULLSEL_SET</b> 0: Keep 1: SET bits
23	<b>GPIO23</b>	GPIO23_PULLSEL	<b>Bitwise SET operation of GPIO23 PULLSEL_SET</b> 0: Keep 1: SET bits
22	<b>GPIO22</b>	GPIO22_PULLSEL	<b>Bitwise SET operation of GPIO22 PULLSEL_SET</b> 0: Keep 1: SET bits
11	<b>GPIO11</b>	GPIO11_PULLSEL	<b>Bitwise SET operation of GPIO11 PULLSEL_SET</b> 0: Keep 1: SET bits
9	<b>GPIO9</b>	GPIO9_PULLSEL	<b>Bitwise SET operation of GPIO9 PULLSEL_SET</b> 0: Keep 1: SET bits
8	<b>GPIO8</b>	GPIO8_PULLSEL	<b>Bitwise SET operation of GPIO8 PULLSEL_SET</b>

Bit(s)	Mnemonic	Name	Description
7	<b>GPIO7</b>	GPIO7_PULLSEL	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO7 PULLSEL_SET</b>
6	<b>GPIO6</b>	GPIO6_PULLSEL	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO6 PULLSEL_SET</b>
5	<b>GPIO5</b>	GPIO5_PULLSEL	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO5 PULLSEL_SET</b>
4	<b>GPIO4</b>	GPIO4_PULLSEL	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO4 PULLSEL_SET</b>
3	<b>GPIO3</b>	GPIO3_PULLSEL	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO3 PULLSEL_SET</b>
2	<b>GPIO2</b>	GPIO2_PULLSEL	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO2 PULLSEL_SET</b>
1	<b>GPIO1</b>	GPIO1_PULLSEL	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO1 PULLSEL_SET</b>
0	<b>GPIO0</b>	GPIO0_PULLSEL	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO0 PULLSEL_SET</b>

A0020508 **GPIO\_PULLSEL** GPIO Pullsel Control **0\_CLR** 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>		GPIO30					GPIO25	GPIO24	GPIO23	GPIO22						
<b>Type</b>		WO					WO	WO	WO	WO						
<b>Reset</b>		0					0	0	0	0						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>				GPIO11		GPIO9	GPIO8	GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0	
<b>Type</b>				WO		WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	
<b>Reset</b>				0		0	0	0	0	0	0	0	0	0	0	0

**Overview:** For bitwise access of GPIO\_PULLSEL0

Bit(s)	Mnemonic	Name	Description
30	<b>GPIO30</b>	GPIO30_PULLSEL	Bitwise CKR operation of GPIO30 PULLSEL_CLR 0: Keep 1: CLR bits
25	<b>GPIO25</b>	GPIO25_PULLSEL	Bitwise CKR operation of GPIO25 PULLSEL_CLR 0: Keep 1: CLR bits
24	<b>GPIO24</b>	GPIO24_PULLSEL	Bitwise CKR operation of GPIO24 PULLSEL_CLR 0: Keep

Bit(s)	Mnemonic	Name	Description
			1: CLR bits
23	<b>GPIO23</b>	GPIO23_PULLSEL	<b>Bitwise CKR operation of GPIO23 PULLSEL_CLR</b> 0: Keep 1: CLR bits
22	<b>GPIO22</b>	GPIO22_PULLSEL	<b>Bitwise CKR operation of GPIO22 PULLSEL_CLR</b> 0: Keep 1: CLR bits
11	<b>GPIO11</b>	GPIO11_PULLSEL	<b>Bitwise CKR operation of GPIO11 PULLSEL_CLR</b> 0: Keep 1: CLR bits
9	<b>GPIO9</b>	GPIO9_PULLSEL	<b>Bitwise CKR operation of GPIO9 PULLSEL_CLR</b> 0: Keep 1: CLR bits
8	<b>GPIO8</b>	GPIO8_PULLSEL	<b>Bitwise CKR operation of GPIO8 PULLSEL_CLR</b> 0: Keep 1: CLR bits
7	<b>GPIO7</b>	GPIO7_PULLSEL	<b>Bitwise CKR operation of GPIO7 PULLSEL_CLR</b> 0: Keep 1: CLR bits
6	<b>GPIO6</b>	GPIO6_PULLSEL	<b>Bitwise CKR operation of GPIO6 PULLSEL_CLR</b> 0: Keep 1: CLR bits
5	<b>GPIO5</b>	GPIO5_PULLSEL	<b>Bitwise CKR operation of GPIO5 PULLSEL_CLR</b> 0: Keep 1: CLR bits
4	<b>GPIO4</b>	GPIO4_PULLSEL	<b>Bitwise CKR operation of GPIO4 PULLSEL_CLR</b> 0: Keep 1: CLR bits
3	<b>GPIO3</b>	GPIO3_PULLSEL	<b>Bitwise CKR operation of GPIO3 PULLSEL_CLR</b> 0: Keep 1: CLR bits
2	<b>GPIO2</b>	GPIO2_PULLSEL	<b>Bitwise CKR operation of GPIO2 PULLSEL_CLR</b> 0: Keep 1: CLR bits
1	<b>GPIO1</b>	GPIO1_PULLSEL	<b>Bitwise CKR operation of GPIO1 PULLSEL_CLR</b> 0: Keep 1: CLR bits
0	<b>GPIO0</b>	GPIO0_PULLSEL	<b>Bitwise CKR operation of GPIO0 PULLSEL_CLR</b> 0: Keep 1: CLR bits

A0020510 <u>GPIO_PULLSEL</u> GPIO Pullsel Control																00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
<b>Name</b>									<b>GPIO5</b>	<b>GPIO5</b>	<b>GPIO5</b>	<b>GPIO5</b>							
<b>Type</b>									RW	RW	RW	RW							
<b>Reset</b>									0	0	0	0							
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
<b>Name</b>				<b>GPIO4</b>	<b>GPIO4</b>														

**Overview:** Configures GPIO PUPD selection

Bit(s)	Mnemonic	Name	Description
23	<b>GPIO55</b>	GPIO55_PULLSEL	<b>GPIO55 PULLSEL</b> 0: Pull down 1: Pull up
22	<b>GPIO54</b>	GPIO54_PULLSEL	<b>GPIO54 PULLSEL</b> 0: Pull down 1: Pull up
21	<b>GPIO53</b>	GPIO53_PULLSEL	<b>GPIO53 PULLSEL</b> 0: Pull down 1: Pull up
20	<b>GPIO52</b>	GPIO52_PULLSEL	<b>GPIO52 PULLSEL</b> 0: Pull down 1: Pull up
12	<b>GPIO44</b>	GPIO44_PULLSEL	<b>GPIO44 PULLSEL</b> 0: Pull down 1: Pull up
11	<b>GPIO43</b>	GPIO43_PULLSEL	<b>GPIO43 PULLSEL</b> 0: Pull down 1: Pull up

A0020514 GPIO\_PULLSEL GPIO Pullsel Control 00000000  
1 SET

**Overview:** For bitwise access of GPIO, PULL, SPI, I2C

Bit(s)	Mnemonic	Name	Description
23	GPIO55	GPIO55_PULLSEL	<b>Bitwise SET operation of GPIO55 PULLSEL_SET</b> 0: Keep 1: SET bits
22	GPIO54	GPIO54_PULLSEL	<b>Bitwise SET operation of GPIO54 PULLSEL_SET</b> 0: Keep 1: SET bits
21	GPIO53	GPIO53_PULLSEL	<b>Bitwise SET operation of GPIO53 PULLSEL_SET</b> 0: Keep 1: SET bits
20	GPIO52	GPIO52_PULLSEL	<b>Bitwise SET operation of GPIO52 PULLSEL_SET</b> 0: Keep

Bit(s)	Mnemonic	Name	Description
12	GPIO44	GPIO44_PULLSEL	1: SET bits Bitwise SET operation of GPIO44 PULLSEL_SET 0: Keep 1: SET bits
11	GPIO43	GPIO43_PULLSEL	Bitwise SET operation of GPIO43 PULLSEL_SET 0: Keep 1: SET bits

A0020518 GPIO\_PULLSEL GPIO Pullsel Control 00000000

## **Overview:** For bitwise access of GPIO\_PULLSEL1

Bit(s)	Mnemonic	Name	Description
23	GPIO55	GPIO55_PULLSEL	<b>Bitwise CKR operation of GPIO55 PULLSEL_CLR</b> 0: Keep 1: CLR bits
22	GPIO54	GPIO54_PULLSEL	<b>Bitwise CKR operation of GPIO54 PULLSEL_CLR</b> 0: Keep 1: CLR bits
21	GPIO53	GPIO53_PULLSEL	<b>Bitwise CKR operation of GPIO53 PULLSEL_CLR</b> 0: Keep 1: CLR bits
20	GPIO52	GPIO52_PULLSEL	<b>Bitwise CKR operation of GPIO52 PULLSEL_CLR</b> 0: Keep 1: CLR bits
12	GPIO44	GPIO44_PULLSEL	<b>Bitwise CKR operation of GPIO44 PULLSEL_CLR</b> 0: Keep 1: CLR bits
11	GPIO43	GPIO43_PULLSEL	<b>Bitwise CKR operation of GPIO43 PULLSEL_CLR</b> 0: Keep 1: CLR bits

**A0020600**    **GPIO SMT0**    **GPIO SMT Control**    **00000000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO15	GPIO14	GPIO13	GPIO12	GPIO11	GPIO10	GPIO9	GPIO8	GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview:** Configures GPIO Schmitt trigger control

Bit(s)	Mnemonic	Name	Description
31	<b>GPIO31</b>	GPIO31_SMT	<b>SMT for GPIO31</b> 0: Disable 1: Enable
30	<b>GPIO30</b>	GPIO30_SMT	<b>SMT for GPIO30</b> 0: Disable 1: Enable
29	<b>GPIO29</b>	GPIO29_SMT	<b>SMT for GPIO29</b> 0: Disable 1: Enable
28	<b>GPIO28</b>	GPIO28_SMT	<b>SMT for GPIO28</b> 0: Disable 1: Enable
27	<b>GPIO27</b>	GPIO27_SMT	<b>SMT for GPIO27</b> 0: Disable 1: Enable
26	<b>GPIO26</b>	GPIO26_SMT	<b>SMT for GPIO26</b> 0: Disable 1: Enable
25	<b>GPIO25</b>	GPIO25_SMT	<b>SMT for GPIO25</b> 0: Disable 1: Enable
24	<b>GPIO24</b>	GPIO24_SMT	<b>SMT for GPIO24</b> 0: Disable 1: Enable
23	<b>GPIO23</b>	GPIO23_SMT	<b>SMT for GPIO23</b> 0: Disable 1: Enable
22	<b>GPIO22</b>	GPIO22_SMT	<b>SMT for GPIO22</b> 0: Disable 1: Enable
21	<b>GPIO21</b>	GPIO21_SMT	<b>SMT for GPIO21</b> 0: Disable 1: Enable
20	<b>GPIO20</b>	GPIO20_SMT	<b>SMT for GPIO20</b> 0: Disable 1: Enable
19	<b>GPIO19</b>	GPIO19_SMT	<b>SMT for GPIO19</b> 0: Disable 1: Enable
18	<b>GPIO18</b>	GPIO18_SMT	<b>SMT for GPIO18</b> 0: Disable 1: Enable
17	<b>GPIO17</b>	GPIO17_SMT	<b>SMT for GPIO17</b> 0: Disable

Bit(s)	Mnemonic	Name	Description
16	<b>GPIO16</b>	GPIO16_SMT	1: Enable <b>SMT for GPIO16</b> 0: Disable 1: Enable
15	<b>GPIO15</b>	GPIO15_SMT	0: Disable <b>SMT for GPIO15</b> 1: Enable
14	<b>GPIO14</b>	GPIO14_SMT	0: Disable <b>SMT for GPIO14</b> 1: Enable
13	<b>GPIO13</b>	GPIO13_SMT	0: Disable <b>SMT for GPIO13</b> 1: Enable
12	<b>GPIO12</b>	GPIO12_SMT	0: Disable <b>SMT for GPIO12</b> 1: Enable
11	<b>GPIO11</b>	GPIO11_SMT	0: Disable <b>SMT for GPIO11</b> 1: Enable
10	<b>GPIO10</b>	GPIO10_SMT	0: Disable <b>SMT for GPIO10</b> 1: Enable
9	<b>GPIO9</b>	GPIO9_SMT	0: Disable <b>SMT for GPIO9</b> 1: Enable
8	<b>GPIO8</b>	GPIO8_SMT	0: Disable <b>SMT for GPIO8</b> 1: Enable
7	<b>GPIO7</b>	GPIO7_SMT	0: Disable <b>SMT for GPIO7</b> 1: Enable
6	<b>GPIO6</b>	GPIO6_SMT	0: Disable <b>SMT for GPIO6</b> 1: Enable
5	<b>GPIO5</b>	GPIO5_SMT	0: Disable <b>SMT for GPIO5</b> 1: Enable
4	<b>GPIO4</b>	GPIO4_SMT	0: Disable <b>SMT for GPIO4</b> 1: Enable
3	<b>GPIO3</b>	GPIO3_SMT	0: Disable <b>SMT for GPIO3</b> 1: Enable
2	<b>GPIO2</b>	GPIO2_SMT	0: Disable <b>SMT for GPIO2</b> 1: Enable
1	<b>GPIO1</b>	GPIO1_SMT	0: Disable <b>SMT for GPIO1</b> 1: Enable
0	<b>GPIO0</b>	GPIO0_SMT	0: Disable <b>SMT for GPIO0</b> 1: Enable

A0020604 GPIO\_SMT0\_SE  
 T GPIO SMT Control 

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO31	GPIO30	GPIO29	GPIO28	GPIO27	GPIO26	GPIO25	GPIO24	GPIO23	GPIO22	GPIO21	GPIO20	GPIO19	GPIO18	GPIO17	GPIO16
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO10	GPIO9	GPIO8	GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview: For bitwise access of GPIO\_SMT0

Bit(s)	Mnemonic	Name	Description
31	<b>GPIO31</b>	GPIO31_SMT	<b>Bitwise SET operation of GPIO31 SMT</b> 0: Keep 1: SET bits
30	<b>GPIO30</b>	GPIO30_SMT	<b>Bitwise SET operation of GPIO30 SMT</b> 0: Keep 1: SET bits
29	<b>GPIO29</b>	GPIO29_SMT	<b>Bitwise SET operation of GPIO29 SMT</b> 0: Keep 1: SET bits
28	<b>GPIO28</b>	GPIO28_SMT	<b>Bitwise SET operation of GPIO28 SMT</b> 0: Keep 1: SET bits
27	<b>GPIO27</b>	GPIO27_SMT	<b>Bitwise SET operation of GPIO27 SMT</b> 0: Keep 1: SET bits
26	<b>GPIO26</b>	GPIO26_SMT	<b>Bitwise SET operation of GPIO26 SMT</b> 0: Keep 1: SET bits
25	<b>GPIO25</b>	GPIO25_SMT	<b>Bitwise SET operation of GPIO25 SMT</b> 0: Keep 1: SET bits
24	<b>GPIO24</b>	GPIO24_SMT	<b>Bitwise SET operation of GPIO24 SMT</b> 0: Keep 1: SET bits
23	<b>GPIO23</b>	GPIO23_SMT	<b>Bitwise SET operation of GPIO23 SMT</b> 0: Keep 1: SET bits
22	<b>GPIO22</b>	GPIO22_SMT	<b>Bitwise SET operation of GPIO22 SMT</b> 0: Keep 1: SET bits
21	<b>GPIO21</b>	GPIO21_SMT	<b>Bitwise SET operation of GPIO21 SMT</b> 0: Keep 1: SET bits
20	<b>GPIO20</b>	GPIO20_SMT	<b>Bitwise SET operation of GPIO20 SMT</b> 0: Keep

Bit(s)	Mnemonic	Name	Description
19	<b>GPIO19</b>	GPIO19_SMT	1: SET bits <b>Bitwise SET operation of GPIO19 SMT</b> 0: Keep 1: SET bits
18	<b>GPIO18</b>	GPIO18_SMT	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO18 SMT</b>
17	<b>GPIO17</b>	GPIO17_SMT	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO17 SMT</b>
16	<b>GPIO16</b>	GPIO16_SMT	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO16 SMT</b>
15	<b>GPIO15</b>	GPIO15_SMT	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO15 SMT</b>
14	<b>GPIO14</b>	GPIO14_SMT	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO14 SMT</b>
13	<b>GPIO13</b>	GPIO13_SMT	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO13 SMT</b>
12	<b>GPIO12</b>	GPIO12_SMT	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO12 SMT</b>
11	<b>GPIO11</b>	GPIO11_SMT	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO11 SMT</b>
10	<b>GPIO10</b>	GPIO10_SMT	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO10 SMT</b>
9	<b>GPIO9</b>	GPIO9_SMT	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO9 SMT</b>
8	<b>GPIO8</b>	GPIO8_SMT	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO8 SMT</b>
7	<b>GPIO7</b>	GPIO7_SMT	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO7 SMT</b>
6	<b>GPIO6</b>	GPIO6_SMT	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO6 SMT</b>
5	<b>GPIO5</b>	GPIO5_SMT	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO5 SMT</b>
4	<b>GPIO4</b>	GPIO4_SMT	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO4 SMT</b>
3	<b>GPIO3</b>	GPIO3_SMT	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO3 SMT</b>

Bit(s)	Mnemonic	Name	Description
2	<b>GPIO2</b>	GPIO2_SMT	<b>Bitwise SET operation of GPIO2 SMT</b> 0: Keep 1: SET bits
1	<b>GPIO1</b>	GPIO1_SMT	<b>Bitwise SET operation of GPIO1 SMT</b> 0: Keep 1: SET bits
0	<b>GPIO0</b>	GPIO0_SMT	<b>Bitwise SET operation of GPIO0 SMT</b> 0: Keep 1: SET bits

 A0020608 GPIO\_SMT0\_CL GPIO SMT Control R 00000000 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	GPIO3 1	GPIO3 0	GPIO2 9	GPIO2 8	GPIO2 7	GPIO2 6	GPIO2 5	GPIO2 4	GPIO2 3	GPIO2 2	GPIO2 1	GPIO2 0	GPIO1 9	GPIO1 8	GPIO1 7	GPIO1 6
<b>Type</b>	WO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	GPIO1 5	GPIO1 4	GPIO1 3	GPIO1 2	GPIO1 1	GPIO1 0	GPIO9	GPIO8	GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0
<b>Type</b>	WO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview: For bitwise access of GPIO\_SMT0

Bit(s)	Mnemonic	Name	Description
31	<b>GPIO31</b>	GPIO31_SMT	<b>Bitwise CLR operation of GPIO31 SMT</b> 0: Keep 1: CLR bits
30	<b>GPIO30</b>	GPIO30_SMT	<b>Bitwise CLR operation of GPIO30 SMT</b> 0: Keep 1: CLR bits
29	<b>GPIO29</b>	GPIO29_SMT	<b>Bitwise CLR operation of GPIO29 SMT</b> 0: Keep 1: CLR bits
28	<b>GPIO28</b>	GPIO28_SMT	<b>Bitwise CLR operation of GPIO28 SMT</b> 0: Keep 1: CLR bits
27	<b>GPIO27</b>	GPIO27_SMT	<b>Bitwise CLR operation of GPIO27 SMT</b> 0: Keep 1: CLR bits
26	<b>GPIO26</b>	GPIO26_SMT	<b>Bitwise CLR operation of GPIO26 SMT</b> 0: Keep 1: CLR bits
25	<b>GPIO25</b>	GPIO25_SMT	<b>Bitwise CLR operation of GPIO25 SMT</b> 0: Keep 1: CLR bits
24	<b>GPIO24</b>	GPIO24_SMT	<b>Bitwise CLR operation of GPIO24 SMT</b> 0: Keep 1: CLR bits
23	<b>GPIO23</b>	GPIO23_SMT	<b>Bitwise CLR operation of GPIO23 SMT</b>

Bit(s)	Mnemonic	Name	Description
			0: Keep 1: CLR bits
22	<b>GPIO22</b>	GPIO22_SMT	<b>Bitwise CLR operation of GPIO22 SMT</b> 0: Keep 1: CLR bits
21	<b>GPIO21</b>	GPIO21_SMT	<b>Bitwise CLR operation of GPIO21 SMT</b> 0: Keep 1: CLR bits
20	<b>GPIO20</b>	GPIO20_SMT	<b>Bitwise CLR operation of GPIO20 SMT</b> 0: Keep 1: CLR bits
19	<b>GPIO19</b>	GPIO19_SMT	<b>Bitwise CLR operation of GPIO19 SMT</b> 0: Keep 1: CLR bits
18	<b>GPIO18</b>	GPIO18_SMT	<b>Bitwise CLR operation of GPIO18 SMT</b> 0: Keep 1: CLR bits
17	<b>GPIO17</b>	GPIO17_SMT	<b>Bitwise CLR operation of GPIO17 SMT</b> 0: Keep 1: CLR bits
16	<b>GPIO16</b>	GPIO16_SMT	<b>Bitwise CLR operation of GPIO16 SMT</b> 0: Keep 1: CLR bits
15	<b>GPIO15</b>	GPIO15_SMT	<b>Bitwise CLR operation of GPIO15 SMT</b> 0: Keep 1: CLR bits
14	<b>GPIO14</b>	GPIO14_SMT	<b>Bitwise CLR operation of GPIO14 SMT</b> 0: Keep 1: CLR bits
13	<b>GPIO13</b>	GPIO13_SMT	<b>Bitwise CLR operation of GPIO13 SMT</b> 0: Keep 1: CLR bits
12	<b>GPIO12</b>	GPIO12_SMT	<b>Bitwise CLR operation of GPIO12 SMT</b> 0: Keep 1: CLR bits
11	<b>GPIO11</b>	GPIO11_SMT	<b>Bitwise CLR operation of GPIO11 SMT</b> 0: Keep 1: CLR bits
10	<b>GPIO10</b>	GPIO10_SMT	<b>Bitwise CLR operation of GPIO10 SMT</b> 0: Keep 1: CLR bits
9	<b>GPIO9</b>	GPIO9_SMT	<b>Bitwise CLR operation of GPIO9 SMT</b> 0: Keep 1: CLR bits
8	<b>GPIO8</b>	GPIO8_SMT	<b>Bitwise CLR operation of GPIO8 SMT</b> 0: Keep 1: CLR bits
7	<b>GPIO7</b>	GPIO7_SMT	<b>Bitwise CLR operation of GPIO7 SMT</b> 0: Keep 1: CLR bits
6	<b>GPIO6</b>	GPIO6_SMT	<b>Bitwise CLR operation of GPIO6 SMT</b> 0: Keep

Bit(s)	Mnemonic	Name	Description
5	<b>GPIO5</b>	GPIO5_SMT	1: CLR bits <b>Bitwise CLR operation of GPIO5 SMT</b> 0: Keep 1: CLR bits
4	<b>GPIO4</b>	GPIO4_SMT	<b>Bitwise CLR operation of GPIO4 SMT</b> 0: Keep 1: CLR bits
3	<b>GPIO3</b>	GPIO3_SMT	<b>Bitwise CLR operation of GPIO3 SMT</b> 0: Keep 1: CLR bits
2	<b>GPIO2</b>	GPIO2_SMT	<b>Bitwise CLR operation of GPIO2 SMT</b> 0: Keep 1: CLR bits
1	<b>GPIO1</b>	GPIO1_SMT	<b>Bitwise CLR operation of GPIO1 SMT</b> 0: Keep 1: CLR bits
0	<b>GPIO0</b>	GPIO0_SMT	<b>Bitwise CLR operation of GPIO0 SMT</b> 0: Keep 1: CLR bits

A0020610 <u>GPIO_SMT1</u> <u>GPIO SMT Control</u> 00000000																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>													<b>GPIO5</b>	<b>GPIO5</b>	<b>GPIO4</b>	<b>GPIO4</b>
													<b>1</b>	<b>0</b>	<b>9</b>	<b>8</b>
<b>Type</b>													RW	RW	RW	RW
<b>Reset</b>													0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>GPIO4</b>	<b>GPIO3</b>														
	<b>7</b>	<b>6</b>	<b>5</b>	<b>4</b>	<b>3</b>	<b>2</b>	<b>1</b>	<b>0</b>	<b>9</b>	<b>8</b>	<b>7</b>	<b>6</b>	<b>5</b>	<b>4</b>	<b>3</b>	<b>2</b>
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview:** Configures GPIO Schmitt trigger control

Bit(s)	Mnemonic	Name	Description
19	<b>GPIO51</b>	GPIO51_SMT	<b>SMT for GPIO51</b> 0: Disable 1: Enable
18	<b>GPIO50</b>	GPIO50_SMT	<b>SMT for GPIO50</b> 0: Disable 1: Enable
17	<b>GPIO49</b>	GPIO49_SMT	<b>SMT for GPIO49</b> 0: Disable 1: Enable
16	<b>GPIO48</b>	GPIO48_SMT	<b>SMT for GPIO48</b> 0: Disable 1: Enable
15	<b>GPIO47</b>	GPIO47_SMT	<b>SMT for GPIO47</b> 0: Disable 1: Enable
14	<b>GPIO46</b>	GPIO46_SMT	<b>SMT for GPIO46</b>

Bit(s)	Mnemonic	Name	Description
13	<b>GPIO45</b>	GPIO45_SMT	0: Disable 1: Enable <b>SMT for GPIO45</b>
12	<b>GPIO44</b>	GPIO44_SMT	0: Disable 1: Enable <b>SMT for GPIO44</b>
11	<b>GPIO43</b>	GPIO43_SMT	0: Disable 1: Enable <b>SMT for GPIO43</b>
10	<b>GPIO42</b>	GPIO42_SMT	0: Disable 1: Enable <b>SMT for GPIO42</b>
9	<b>GPIO41</b>	GPIO41_SMT	0: Disable 1: Enable <b>SMT for GPIO41</b>
8	<b>GPIO40</b>	GPIO40_SMT	0: Disable 1: Enable <b>SMT for GPIO40</b>
7	<b>GPIO39</b>	GPIO39_SMT	0: Disable 1: Enable <b>SMT for GPIO39</b>
6	<b>GPIO38</b>	GPIO38_SMT	0: Disable 1: Enable <b>SMT for GPIO38</b>
5	<b>GPIO37</b>	GPIO37_SMT	0: Disable 1: Enable <b>SMT for GPIO37</b>
4	<b>GPIO36</b>	GPIO36_SMT	0: Disable 1: Enable <b>SMT for GPIO36</b>
3	<b>GPIO35</b>	GPIO35_SMT	0: Disable 1: Enable <b>SMT for GPIO35</b>
2	<b>GPIO34</b>	GPIO34_SMT	0: Disable 1: Enable <b>SMT for GPIO34</b>
1	<b>GPIO33</b>	GPIO33_SMT	0: Disable 1: Enable <b>SMT for GPIO33</b>
0	<b>GPIO32</b>	GPIO32_SMT	0: Disable 1: Enable <b>SMT for GPIO32</b>

A0020614 <u>GPIO SMT1_SE</u> <u>T</u> <u>GPIO SMT Control</u> <u>00000000</u>																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													<b>GPIO5</b>	<b>GPIO5</b>	<b>GPIO4</b>	<b>GPIO4</b>
Type													WO	WO	WO	WO

Reset														0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	GPIO4 7	GPIO4 6	GPIO4 5	GPIO4 4	GPIO4 3	GPIO4 2	GPIO4 1	GPIO4 0	GPIO3 9	GPIO3 8	GPIO3 7	GPIO3 6	GPIO3 5	GPIO3 4	GPIO3 3	GPIO3 2	
Type	WO																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

**Overview:** For bitwise access of GPIO\_SMT1

Bit(s)	Mnemonic	Name	Description
19	<b>GPIO51</b>	GPIO51_SMT	<b>Bitwise SET operation of GPIO51 SMT</b> 0: Keep 1: SET bits
18	<b>GPIO50</b>	GPIO50_SMT	<b>Bitwise SET operation of GPIO50 SMT</b> 0: Keep 1: SET bits
17	<b>GPIO49</b>	GPIO49_SMT	<b>Bitwise SET operation of GPIO49 SMT</b> 0: Keep 1: SET bits
16	<b>GPIO48</b>	GPIO48_SMT	<b>Bitwise SET operation of GPIO48 SMT</b> 0: Keep 1: SET bits
15	<b>GPIO47</b>	GPIO47_SMT	<b>Bitwise SET operation of GPIO47 SMT</b> 0: Keep 1: SET bits
14	<b>GPIO46</b>	GPIO46_SMT	<b>Bitwise SET operation of GPIO46 SMT</b> 0: Keep 1: SET bits
13	<b>GPIO45</b>	GPIO45_SMT	<b>Bitwise SET operation of GPIO45 SMT</b> 0: Keep 1: SET bits
12	<b>GPIO44</b>	GPIO44_SMT	<b>Bitwise SET operation of GPIO44 SMT</b> 0: Keep 1: SET bits
11	<b>GPIO43</b>	GPIO43_SMT	<b>Bitwise SET operation of GPIO43 SMT</b> 0: Keep 1: SET bits
10	<b>GPIO42</b>	GPIO42_SMT	<b>Bitwise SET operation of GPIO42 SMT</b> 0: Keep 1: SET bits
9	<b>GPIO41</b>	GPIO41_SMT	<b>Bitwise SET operation of GPIO41 SMT</b> 0: Keep 1: SET bits
8	<b>GPIO40</b>	GPIO40_SMT	<b>Bitwise SET operation of GPIO40 SMT</b> 0: Keep 1: SET bits
7	<b>GPIO39</b>	GPIO39_SMT	<b>Bitwise SET operation of GPIO39 SMT</b> 0: Keep 1: SET bits
6	<b>GPIO38</b>	GPIO38_SMT	<b>Bitwise SET operation of GPIO38 SMT</b> 0: Keep 1: SET bits
5	<b>GPIO37</b>	GPIO37_SMT	<b>Bitwise SET operation of GPIO37 SMT</b>

Bit(s)	Mnemonic	Name	Description
4	<b>GPIO36</b>	GPIO36_SMT	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO36 SMT</b>
3	<b>GPIO35</b>	GPIO35_SMT	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO35 SMT</b>
2	<b>GPIO34</b>	GPIO34_SMT	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO34 SMT</b>
1	<b>GPIO33</b>	GPIO33_SMT	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO33 SMT</b>
0	<b>GPIO32</b>	GPIO32_SMT	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO32 SMT</b>

A0020618 <u>GPIO_SMT1_CL</u> GPIO SMT Control																00000000				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
Name													GPIO5	GPIO5	GPIO4	GPIO4				
Type													WO	WO	WO	WO				
Reset													0	0	0	0				
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
Name	GPIO4	GPIO3																		
Type	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2				
Reset	WO																			

**Overview:** For bitwise access of GPIO\_SMT1

Bit(s)	Mnemonic	Name	Description
19	<b>GPIO51</b>	GPIO51_SMT	<b>Bitwise CLR operation of GPIO51 SMT</b> 0: Keep 1: CLR bits
18	<b>GPIO50</b>	GPIO50_SMT	<b>Bitwise CLR operation of GPIO50 SMT</b> 0: Keep 1: CLR bits
17	<b>GPIO49</b>	GPIO49_SMT	<b>Bitwise CLR operation of GPIO49 SMT</b> 0: Keep 1: CLR bits
16	<b>GPIO48</b>	GPIO48_SMT	<b>Bitwise CLR operation of GPIO48 SMT</b> 0: Keep 1: CLR bits
15	<b>GPIO47</b>	GPIO47_SMT	<b>Bitwise CLR operation of GPIO47 SMT</b> 0: Keep 1: CLR bits
14	<b>GPIO46</b>	GPIO46_SMT	<b>Bitwise CLR operation of GPIO46 SMT</b> 0: Keep

Bit(s)	Mnemonic	Name	Description
13	<b>GPIO45</b>	GPIO45_SMT	1: CLR bits <b>Bitwise CLR operation of GPIO45 SMT</b> 0: Keep 1: CLR bits
12	<b>GPIO44</b>	GPIO44_SMT	1: CLR bits <b>Bitwise CLR operation of GPIO44 SMT</b> 0: Keep 1: CLR bits
11	<b>GPIO43</b>	GPIO43_SMT	1: CLR bits <b>Bitwise CLR operation of GPIO43 SMT</b> 0: Keep 1: CLR bits
10	<b>GPIO42</b>	GPIO42_SMT	1: CLR bits <b>Bitwise CLR operation of GPIO42 SMT</b> 0: Keep 1: CLR bits
9	<b>GPIO41</b>	GPIO41_SMT	1: CLR bits <b>Bitwise CLR operation of GPIO41 SMT</b> 0: Keep 1: CLR bits
8	<b>GPIO40</b>	GPIO40_SMT	1: CLR bits <b>Bitwise CLR operation of GPIO40 SMT</b> 0: Keep 1: CLR bits
7	<b>GPIO39</b>	GPIO39_SMT	1: CLR bits <b>Bitwise CLR operation of GPIO39 SMT</b> 0: Keep 1: CLR bits
6	<b>GPIO38</b>	GPIO38_SMT	1: CLR bits <b>Bitwise CLR operation of GPIO38 SMT</b> 0: Keep 1: CLR bits
5	<b>GPIO37</b>	GPIO37_SMT	1: CLR bits <b>Bitwise CLR operation of GPIO37 SMT</b> 0: Keep 1: CLR bits
4	<b>GPIO36</b>	GPIO36_SMT	1: CLR bits <b>Bitwise CLR operation of GPIO36 SMT</b> 0: Keep 1: CLR bits
3	<b>GPIO35</b>	GPIO35_SMT	1: CLR bits <b>Bitwise CLR operation of GPIO35 SMT</b> 0: Keep 1: CLR bits
2	<b>GPIO34</b>	GPIO34_SMT	1: CLR bits <b>Bitwise CLR operation of GPIO34 SMT</b> 0: Keep 1: CLR bits
1	<b>GPIO33</b>	GPIO33_SMT	1: CLR bits <b>Bitwise CLR operation of GPIO33 SMT</b> 0: Keep 1: CLR bits
0	<b>GPIO32</b>	GPIO32_SMT	1: CLR bits <b>Bitwise CLR operation of GPIO32 SMT</b> 0: Keep 1: CLR bits

A0020700 <u>GPIO SR0</u> <u>GPIO SR Control</u> FFFFFFFF																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	GPIO3	GPIO3	GPIO2	GPIO1	GPIO1	GPIO1	GPIO1									
<b>1</b>	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	
<b>Type</b>	RW															
<b>Reset</b>	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
															0	

Name	GPIO1 5	GPIO1 4	GPIO1 3	GPIO1 2	GPIO1 1	GPIO1 0	GPIO9	GPIO8	GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	

**Overview:** Configures GPIO slew rate control

Bit(s)	Mnemonic	Name	Description
31	<b>GPIO31</b>	GPIO31_SR	<b>SR for GPIO31</b> 0: Disable 1: Enable
30	<b>GPIO30</b>	GPIO30_SR	<b>SR for GPIO30</b> 0: Disable 1: Enable
29	<b>GPIO29</b>	GPIO29_SR	<b>SR for GPIO29</b> 0: Disable 1: Enable
28	<b>GPIO28</b>	GPIO28_SR	<b>SR for GPIO28</b> 0: Disable 1: Enable
27	<b>GPIO27</b>	GPIO27_SR	<b>SR for GPIO27</b> 0: Disable 1: Enable
26	<b>GPIO26</b>	GPIO26_SR	<b>SR for GPIO26</b> 0: Disable 1: Enable
25	<b>GPIO25</b>	GPIO25_SR	<b>SR for GPIO25</b> 0: Disable 1: Enable
24	<b>GPIO24</b>	GPIO24_SR	<b>SR for GPIO24</b> 0: Disable 1: Enable
23	<b>GPIO23</b>	GPIO23_SR	<b>SR for GPIO23</b> 0: Disable 1: Enable
22	<b>GPIO22</b>	GPIO22_SR	<b>SR for GPIO22</b> 0: Disable 1: Enable
21	<b>GPIO21</b>	GPIO21_SR	<b>SR for GPIO21</b> 0: Disable 1: Enable
20	<b>GPIO20</b>	GPIO20_SR	<b>SR for GPIO20</b> 0: Disable 1: Enable
19	<b>GPIO19</b>	GPIO19_SR	<b>SR for GPIO19</b> 0: Disable 1: Enable
18	<b>GPIO18</b>	GPIO18_SR	<b>SR for GPIO18</b> 0: Disable 1: Enable
17	<b>GPIO17</b>	GPIO17_SR	<b>SR for GPIO17</b> 0: Disable 1: Enable

Bit(s)	Mnemonic	Name	Description
16	<b>GPIO16</b>	GPIO16_SR	<b>SR for GPIO16</b> 0: Disable 1: Enable
15	<b>GPIO15</b>	GPIO15_SR	<b>SR for GPIO15</b> 0: Disable 1: Enable
14	<b>GPIO14</b>	GPIO14_SR	<b>SR for GPIO14</b> 0: Disable 1: Enable
13	<b>GPIO13</b>	GPIO13_SR	<b>SR for GPIO13</b> 0: Disable 1: Enable
12	<b>GPIO12</b>	GPIO12_SR	<b>SR for GPIO12</b> 0: Disable 1: Enable
11	<b>GPIO11</b>	GPIO11_SR	<b>SR for GPIO11</b> 0: Disable 1: Enable
10	<b>GPIO10</b>	GPIO10_SR	<b>SR for GPIO10</b> 0: Disable 1: Enable
9	<b>GPIO9</b>	GPIO9_SR	<b>SR for GPIO9</b> 0: Disable 1: Enable
8	<b>GPIO8</b>	GPIO8_SR	<b>SR for GPIO8</b> 0: Disable 1: Enable
7	<b>GPIO7</b>	GPIO7_SR	<b>SR for GPIO7</b> 0: Disable 1: Enable
6	<b>GPIO6</b>	GPIO6_SR	<b>SR for GPIO6</b> 0: Disable 1: Enable
5	<b>GPIO5</b>	GPIO5_SR	<b>SR for GPIO5</b> 0: Disable 1: Enable
4	<b>GPIO4</b>	GPIO4_SR	<b>SR for GPIO4</b> 0: Disable 1: Enable
3	<b>GPIO3</b>	GPIO3_SR	<b>SR for GPIO3</b> 0: Disable 1: Enable
2	<b>GPIO2</b>	GPIO2_SR	<b>SR for GPIO2</b> 0: Disable 1: Enable
1	<b>GPIO1</b>	GPIO1_SR	<b>SR for GPIO1</b> 0: Disable 1: Enable
0	<b>GPIO0</b>	GPIO0_SR	<b>SR for GPIO0</b> 0: Disable 1: Enable

A0020704    GPIO\_SR0\_SET GPIO SR Control 

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO3	GPIO3	GPIO2	GPIO1	GPIO1	GPIO1	GPIO1									
1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO1	GPIO9	GPIO8	GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1						
5	4	3	2	1	0											
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview: For bitwise access of GPIO\_SR0

Bit(s)	Mnemonic	Name	Description
31	<b>GPIO31</b>	GPIO31_SR	<b>Bitwise SET operation of GPIO31 SR</b> 0: Keep 1: SET bits
30	<b>GPIO30</b>	GPIO30_SR	<b>Bitwise SET operation of GPIO30 SR</b> 0: Keep 1: SET bits
29	<b>GPIO29</b>	GPIO29_SR	<b>Bitwise SET operation of GPIO29 SR</b> 0: Keep 1: SET bits
28	<b>GPIO28</b>	GPIO28_SR	<b>Bitwise SET operation of GPIO28 SR</b> 0: Keep 1: SET bits
27	<b>GPIO27</b>	GPIO27_SR	<b>Bitwise SET operation of GPIO27 SR</b> 0: Keep 1: SET bits
26	<b>GPIO26</b>	GPIO26_SR	<b>Bitwise SET operation of GPIO26 SR</b> 0: Keep 1: SET bits
25	<b>GPIO25</b>	GPIO25_SR	<b>Bitwise SET operation of GPIO25 SR</b> 0: Keep 1: SET bits
24	<b>GPIO24</b>	GPIO24_SR	<b>Bitwise SET operation of GPIO24 SR</b> 0: Keep 1: SET bits
23	<b>GPIO23</b>	GPIO23_SR	<b>Bitwise SET operation of GPIO23 SR</b> 0: Keep 1: SET bits
22	<b>GPIO22</b>	GPIO22_SR	<b>Bitwise SET operation of GPIO22 SR</b> 0: Keep 1: SET bits
21	<b>GPIO21</b>	GPIO21_SR	<b>Bitwise SET operation of GPIO21 SR</b> 0: Keep 1: SET bits
20	<b>GPIO20</b>	GPIO20_SR	<b>Bitwise SET operation of GPIO20 SR</b> 0: Keep 1: SET bits
19	<b>GPIO19</b>	GPIO19_SR	<b>Bitwise SET operation of GPIO19 SR</b>

Bit(s)	Mnemonic	Name	Description
			0: Keep 1: SET bits
18	<b>GPIO18</b>	GPIO18_SR	<b>Bitwise SET operation of GPIO18 SR</b> 0: Keep 1: SET bits
17	<b>GPIO17</b>	GPIO17_SR	<b>Bitwise SET operation of GPIO17 SR</b> 0: Keep 1: SET bits
16	<b>GPIO16</b>	GPIO16_SR	<b>Bitwise SET operation of GPIO16 SR</b> 0: Keep 1: SET bits
15	<b>GPIO15</b>	GPIO15_SR	<b>Bitwise SET operation of GPIO15 SR</b> 0: Keep 1: SET bits
14	<b>GPIO14</b>	GPIO14_SR	<b>Bitwise SET operation of GPIO14 SR</b> 0: Keep 1: SET bits
13	<b>GPIO13</b>	GPIO13_SR	<b>Bitwise SET operation of GPIO13 SR</b> 0: Keep 1: SET bits
12	<b>GPIO12</b>	GPIO12_SR	<b>Bitwise SET operation of GPIO12 SR</b> 0: Keep 1: SET bits
11	<b>GPIO11</b>	GPIO11_SR	<b>Bitwise SET operation of GPIO11 SR</b> 0: Keep 1: SET bits
10	<b>GPIO10</b>	GPIO10_SR	<b>Bitwise SET operation of GPIO10 SR</b> 0: Keep 1: SET bits
9	<b>GPIO9</b>	GPIO9_SR	<b>Bitwise SET operation of GPIO9 SR</b> 0: Keep 1: SET bits
8	<b>GPIO8</b>	GPIO8_SR	<b>Bitwise SET operation of GPIO8 SR</b> 0: Keep 1: SET bits
7	<b>GPIO7</b>	GPIO7_SR	<b>Bitwise SET operation of GPIO7 SR</b> 0: Keep 1: SET bits
6	<b>GPIO6</b>	GPIO6_SR	<b>Bitwise SET operation of GPIO6 SR</b> 0: Keep 1: SET bits
5	<b>GPIO5</b>	GPIO5_SR	<b>Bitwise SET operation of GPIO5 SR</b> 0: Keep 1: SET bits
4	<b>GPIO4</b>	GPIO4_SR	<b>Bitwise SET operation of GPIO4 SR</b> 0: Keep 1: SET bits
3	<b>GPIO3</b>	GPIO3_SR	<b>Bitwise SET operation of GPIO3 SR</b> 0: Keep 1: SET bits
2	<b>GPIO2</b>	GPIO2_SR	<b>Bitwise SET operation of GPIO2 SR</b> 0: Keep

Bit(s)	Mnemonic	Name	Description
1	<b>GPIO1</b>	GPIO1_SR	1: SET bits <b>Bitwise SET operation of GPIO1 SR</b> 0: Keep 1: SET bits
0	<b>GPIO0</b>	GPIO0_SR	<b>Bitwise SET operation of GPIO0 SR</b> 0: Keep 1: SET bits

**A0020708 GPIO\_SR0 CLR GPIO SR Control** 00000000

**Overview:** For bitwise access of GPIO\_SR0

Bit(s)	Mnemonic	Name	Description
31	<b>GPIO31</b>	GPIO31_SR	<b>Bitwise CLR operation of GPIO31 SR</b> 0: Keep 1: CLR bits
30	<b>GPIO30</b>	GPIO30_SR	<b>Bitwise CLR operation of GPIO30 SR</b> 0: Keep 1: CLR bits
29	<b>GPIO29</b>	GPIO29_SR	<b>Bitwise CLR operation of GPIO29 SR</b> 0: Keep 1: CLR bits
28	<b>GPIO28</b>	GPIO28_SR	<b>Bitwise CLR operation of GPIO28 SR</b> 0: Keep 1: CLR bits
27	<b>GPIO27</b>	GPIO27_SR	<b>Bitwise CLR operation of GPIO27 SR</b> 0: Keep 1: CLR bits
26	<b>GPIO26</b>	GPIO26_SR	<b>Bitwise CLR operation of GPIO26 SR</b> 0: Keep 1: CLR bits
25	<b>GPIO25</b>	GPIO25_SR	<b>Bitwise CLR operation of GPIO25 SR</b> 0: Keep 1: CLR bits
24	<b>GPIO24</b>	GPIO24_SR	<b>Bitwise CLR operation of GPIO24 SR</b> 0: Keep 1: CLR bits
23	<b>GPIO23</b>	GPIO23_SR	<b>Bitwise CLR operation of GPIO23 SR</b> 0: Keep 1: CLR bits
22	<b>GPIO22</b>	GPIO22_SR	<b>Bitwise CLR operation of GPIO22 SR</b>

Bit(s)	Mnemonic	Name	Description
			0: Keep 1: CLR bits
21	<b>GPIO21</b>	GPIO21_SR	<b>Bitwise CLR operation of GPIO21 SR</b> 0: Keep 1: CLR bits
20	<b>GPIO20</b>	GPIO20_SR	<b>Bitwise CLR operation of GPIO20 SR</b> 0: Keep 1: CLR bits
19	<b>GPIO19</b>	GPIO19_SR	<b>Bitwise CLR operation of GPIO19 SR</b> 0: Keep 1: CLR bits
18	<b>GPIO18</b>	GPIO18_SR	<b>Bitwise CLR operation of GPIO18 SR</b> 0: Keep 1: CLR bits
17	<b>GPIO17</b>	GPIO17_SR	<b>Bitwise CLR operation of GPIO17 SR</b> 0: Keep 1: CLR bits
16	<b>GPIO16</b>	GPIO16_SR	<b>Bitwise CLR operation of GPIO16 SR</b> 0: Keep 1: CLR bits
15	<b>GPIO15</b>	GPIO15_SR	<b>Bitwise CLR operation of GPIO15 SR</b> 0: Keep 1: CLR bits
14	<b>GPIO14</b>	GPIO14_SR	<b>Bitwise CLR operation of GPIO14 SR</b> 0: Keep 1: CLR bits
13	<b>GPIO13</b>	GPIO13_SR	<b>Bitwise CLR operation of GPIO13 SR</b> 0: Keep 1: CLR bits
12	<b>GPIO12</b>	GPIO12_SR	<b>Bitwise CLR operation of GPIO12 SR</b> 0: Keep 1: CLR bits
11	<b>GPIO11</b>	GPIO11_SR	<b>Bitwise CLR operation of GPIO11 SR</b> 0: Keep 1: CLR bits
10	<b>GPIO10</b>	GPIO10_SR	<b>Bitwise CLR operation of GPIO10 SR</b> 0: Keep 1: CLR bits
9	<b>GPIO9</b>	GPIO9_SR	<b>Bitwise CLR operation of GPIO9 SR</b> 0: Keep 1: CLR bits
8	<b>GPIO8</b>	GPIO8_SR	<b>Bitwise CLR operation of GPIO8 SR</b> 0: Keep 1: CLR bits
7	<b>GPIO7</b>	GPIO7_SR	<b>Bitwise CLR operation of GPIO7 SR</b> 0: Keep 1: CLR bits
6	<b>GPIO6</b>	GPIO6_SR	<b>Bitwise CLR operation of GPIO6 SR</b> 0: Keep 1: CLR bits
5	<b>GPIO5</b>	GPIO5_SR	<b>Bitwise CLR operation of GPIO5 SR</b> 0: Keep

Bit(s)	Mnemonic	Name	Description
4	<b>GPIO4</b>	GPIO4_SR	1: CLR bits <b>Bitwise CLR operation of GPIO4 SR</b> 0: Keep 1: CLR bits
3	<b>GPIO3</b>	GPIO3_SR	<b>Bitwise CLR operation of GPIO3 SR</b> 0: Keep 1: CLR bits
2	<b>GPIO2</b>	GPIO2_SR	<b>Bitwise CLR operation of GPIO2 SR</b> 0: Keep 1: CLR bits
1	<b>GPIO1</b>	GPIO1_SR	<b>Bitwise CLR operation of GPIO1 SR</b> 0: Keep 1: CLR bits
0	<b>GPIO0</b>	GPIO0_SR	<b>Bitwise CLR operation of GPIO0 SR</b> 0: Keep 1: CLR bits

A0020710 <u>GPIO_SR1</u> <u>GPIO SR Control</u>															000FF81F			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>													<b>GPIO5</b>	<b>GPIO5</b>	<b>GPIO4</b>	<b>GPIO4</b>		
<b>Type</b>													RW	RW	RW	RW		
<b>Reset</b>													1	1	1	1		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>	<b>GPIO4</b>					<b>GPIO3</b>	<b>GPIO3</b>	<b>GPIO3</b>	<b>GPIO3</b>	<b>GPIO3</b>								
<b>Type</b>	RW	RW	RW	RW	RW							RW	RW	RW	RW	RW		
<b>Reset</b>	1	1	1	1	1							1	1	1	1	1		

**Overview:** Configures GPIO slew rate control

Bit(s)	Mnemonic	Name	Description
19	<b>GPIO51</b>	GPIO51_SR	<b>SR for GPIO51</b> 0: Disable 1: Enable
18	<b>GPIO50</b>	GPIO50_SR	<b>SR for GPIO50</b> 0: Disable 1: Enable
17	<b>GPIO49</b>	GPIO49_SR	<b>SR for GPIO49</b> 0: Disable 1: Enable
16	<b>GPIO48</b>	GPIO48_SR	<b>SR for GPIO48</b> 0: Disable 1: Enable
15	<b>GPIO47</b>	GPIO47_SR	<b>SR for GPIO47</b> 0: Disable 1: Enable
14	<b>GPIO46</b>	GPIO46_SR	<b>SR for GPIO46</b> 0: Disable 1: Enable
13	<b>GPIO45</b>	GPIO45_SR	<b>SR for GPIO45</b>

Bit(s)	Mnemonic	Name	Description
12	<b>GPIO44</b>	GPIO44_SR	0: Disable 1: Enable <b>SR for GPIO44</b>
11	<b>GPIO43</b>	GPIO43_SR	0: Disable 1: Enable <b>SR for GPIO43</b>
4	<b>GPIO36</b>	GPIO36_SR	0: Disable 1: Enable <b>SR for GPIO36</b>
3	<b>GPIO35</b>	GPIO35_SR	0: Disable 1: Enable <b>SR for GPIO35</b>
2	<b>GPIO34</b>	GPIO34_SR	0: Disable 1: Enable <b>SR for GPIO34</b>
1	<b>GPIO33</b>	GPIO33_SR	0: Disable 1: Enable <b>SR for GPIO33</b>
0	<b>GPIO32</b>	GPIO32_SR	0: Disable 1: Enable <b>SR for GPIO32</b>

A0020714 GPIO SR1 SET GPIO SR Control 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name													GPIO5 1	GPIO5 0	GPIO4 9	GPIO4 8	
Type													WO	WO	WO	WO	
Reset													0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	GPIO4 7	GPIO4 6	GPIO4 5	GPIO4 4	GPIO4 3								GPIO3 6	GPIO3 5	GPIO3 4	GPIO3 3	GPIO3 2
Type	WO	WO	WO	WO	WO								WO	WO	WO	WO	
Reset	0	0	0	0	0								0	0	0	0	

**Overview:** For bitwise access of GPIO\_SR1

Bit(s)	Mnemonic	Name	Description
19	GPIO51	GPIO51_SR	<b>Bitwise SET operation of GPIO51 SR</b> 0: Keep 1: SET bits
18	GPIO50	GPIO50_SR	<b>Bitwise SET operation of GPIO50 SR</b> 0: Keep 1: SET bits
17	GPIO49	GPIO49_SR	<b>Bitwise SET operation of GPIO49 SR</b> 0: Keep 1: SET bits
16	GPIO48	GPIO48_SR	<b>Bitwise SET operation of GPIO48 SR</b> 0: Keep 1: SET bits

Bit(s)	Mnemonic	Name	Description
15	<b>GPIO47</b>	GPIO47_SR	<b>Bitwise SET operation of GPIO47 SR</b> 0: Keep 1: SET bits
14	<b>GPIO46</b>	GPIO46_SR	<b>Bitwise SET operation of GPIO46 SR</b> 0: Keep 1: SET bits
13	<b>GPIO45</b>	GPIO45_SR	<b>Bitwise SET operation of GPIO45 SR</b> 0: Keep 1: SET bits
12	<b>GPIO44</b>	GPIO44_SR	<b>Bitwise SET operation of GPIO44 SR</b> 0: Keep 1: SET bits
11	<b>GPIO43</b>	GPIO43_SR	<b>Bitwise SET operation of GPIO43 SR</b> 0: Keep 1: SET bits
4	<b>GPIO36</b>	GPIO36_SR	<b>Bitwise SET operation of GPIO36 SR</b> 0: Keep 1: SET bits
3	<b>GPIO35</b>	GPIO35_SR	<b>Bitwise SET operation of GPIO35 SR</b> 0: Keep 1: SET bits
2	<b>GPIO34</b>	GPIO34_SR	<b>Bitwise SET operation of GPIO34 SR</b> 0: Keep 1: SET bits
1	<b>GPIO33</b>	GPIO33_SR	<b>Bitwise SET operation of GPIO33 SR</b> 0: Keep 1: SET bits
0	<b>GPIO32</b>	GPIO32_SR	<b>Bitwise SET operation of GPIO32 SR</b> 0: Keep 1: SET bits

 A0020718 GPIO\_SR1 CLR GPIO SR Control 00000000 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>													<b>GPIO5</b>	<b>GPIO5</b>	<b>GPIO4</b>	<b>GPIO4</b>
													1	0	9	8
<b>Type</b>													WO	WO	WO	WO
<b>Reset</b>													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>GPIO4</b>					<b>GPIO3</b>	<b>GPIO3</b>	<b>GPIO3</b>	<b>GPIO3</b>	<b>GPIO3</b>						
	7	6	5	4	3							6	5	4	3	2
<b>Type</b>	WO	WO	WO	WO	WO							WO	WO	WO	WO	WO
<b>Reset</b>	0	0	0	0	0							0	0	0	0	0

Overview: For bitwise access of GPIO\_SR1

Bit(s)	Mnemonic	Name	Description
19	<b>GPIO51</b>	GPIO51_SR	<b>Bitwise CLR operation of GPIO51 SR</b> 0: Keep 1: CLR bits
18	<b>GPIO50</b>	GPIO50_SR	<b>Bitwise CLR operation of GPIO50 SR</b> 0: Keep

Bit(s)	Mnemonic	Name	Description
17	<b>GPIO49</b>	GPIO49_SR	1: CLR bits <b>Bitwise CLR operation of GPIO49 SR</b> 0: Keep 1: CLR bits
16	<b>GPIO48</b>	GPIO48_SR	<b>Bitwise CLR operation of GPIO48 SR</b> 0: Keep 1: CLR bits
15	<b>GPIO47</b>	GPIO47_SR	<b>Bitwise CLR operation of GPIO47 SR</b> 0: Keep 1: CLR bits
14	<b>GPIO46</b>	GPIO46_SR	<b>Bitwise CLR operation of GPIO46 SR</b> 0: Keep 1: CLR bits
13	<b>GPIO45</b>	GPIO45_SR	<b>Bitwise CLR operation of GPIO45 SR</b> 0: Keep 1: CLR bits
12	<b>GPIO44</b>	GPIO44_SR	<b>Bitwise CLR operation of GPIO44 SR</b> 0: Keep 1: CLR bits
11	<b>GPIO43</b>	GPIO43_SR	<b>Bitwise CLR operation of GPIO43 SR</b> 0: Keep 1: CLR bits
4	<b>GPIO36</b>	GPIO36_SR	<b>Bitwise CLR operation of GPIO36 SR</b> 0: Keep 1: CLR bits
3	<b>GPIO35</b>	GPIO35_SR	<b>Bitwise CLR operation of GPIO35 SR</b> 0: Keep 1: CLR bits
2	<b>GPIO34</b>	GPIO34_SR	<b>Bitwise CLR operation of GPIO34 SR</b> 0: Keep 1: CLR bits
1	<b>GPIO33</b>	GPIO33_SR	<b>Bitwise CLR operation of GPIO33 SR</b> 0: Keep 1: CLR bits
0	<b>GPIO32</b>	GPIO32_SR	<b>Bitwise CLR operation of GPIO32 SR</b> 0: Keep 1: CLR bits

A0020720 <u>GPIO SIM SR</u> <u>GPIO SIM SR Control</u> 003F003F																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>											<b>GPIO4</b> 2	<b>GPIO4</b> 1	<b>GPIO4</b> 0	<b>GPIO3</b> 9	<b>GPIO3</b> 8	<b>GPIO3</b> 7
<b>Type</b>											RW	RW	RW	RW	RW	RW
<b>Reset</b>											1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>											<b>GPIO4</b> 2	<b>GPIO4</b> 1	<b>GPIO4</b> 0	<b>GPIO3</b> 9	<b>GPIO3</b> 8	<b>GPIO3</b> 7
<b>Type</b>											RW	RW	RW	RW	RW	RW
<b>Reset</b>											1	1	1	1	1	1

**Overview:** Configures GPIO slew rate control for SIM IO

Bit(s)	Mnemonic	Name	Description
21	<b>GPIO42</b>	GPIO42_SR1	<b>SR1 control for GPIO42</b> 0: Disable 1: Enable
20	<b>GPIO41</b>	GPIO41_SR1	<b>SR1 control for GPIO41</b> 0: Disable 1: Enable
19	<b>GPIO40</b>	GPIO40_SR1	<b>SR1 control for GPIO40</b> 0: Disable 1: Enable
18	<b>GPIO39</b>	GPIO39_SR1	<b>SR1 control for GPIO39</b> 0: Disable 1: Enable
17	<b>GPIO38</b>	GPIO38_SR1	<b>SR1 control for GPIO38</b> 0: Disable 1: Enable
16	<b>GPIO37</b>	GPIO37_SR1	<b>SR1 control for GPIO37</b> 0: Disable 1: Enable
5	<b>GPIO42</b>	GPIO42_SR0	<b>SR0 control for GPIO42</b> 0: Disable 1: Enable
4	<b>GPIO41</b>	GPIO41_SR0	<b>SR0 control for GPIO41</b> 0: Disable 1: Enable
3	<b>GPIO40</b>	GPIO40_SR0	<b>SR0 control for GPIO40</b> 0: Disable 1: Enable
2	<b>GPIO39</b>	GPIO39_SR0	<b>SR0 control for GPIO39</b> 0: Disable 1: Enable
1	<b>GPIO38</b>	GPIO38_SR0	<b>SR0 control for GPIO38</b> 0: Disable 1: Enable
0	<b>GPIO37</b>	GPIO37_SR0	<b>SR0 control for GPIO37</b> 0: Disable 1: Enable

A0020724 <u>GPIO SIM SR</u> SET															GPIO SIM SR Control					00000000				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16								
<b>Name</b>											<b>GPIO4</b> 2	<b>GPIO4</b> 1	<b>GPIO4</b> 0	<b>GPIO3</b> 9	<b>GPIO3</b> 8	<b>GPIO3</b> 7								
<b>Type</b>											WO	WO	WO	WO	WO	WO								
<b>Reset</b>											0	0	0	0	0	0								
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0								
<b>Name</b>											<b>GPIO4</b> 2	<b>GPIO4</b> 1	<b>GPIO4</b> 0	<b>GPIO3</b> 9	<b>GPIO3</b> 8	<b>GPIO3</b> 7								
<b>Type</b>											WO	WO	WO	WO	WO	WO								
<b>Reset</b>											0	0	0	0	0	0								

Overview: For bitwise access of GPIO\_SIM\_SR

Bit(s)	Mnemonic	Name	Description
21	<b>GPIO42</b>	GPIO42_SR1	<b>Bitwise SET operation of GPIO42 SR1 control</b> 0: Keep 1: SET bits
20	<b>GPIO41</b>	GPIO41_SR1	<b>Bitwise SET operation of GPIO41 SR1 control</b> 0: Keep 1: SET bits
19	<b>GPIO40</b>	GPIO40_SR1	<b>Bitwise SET operation of GPIO40 SR1 control</b> 0: Keep 1: SET bits
18	<b>GPIO39</b>	GPIO39_SR1	<b>Bitwise SET operation of GPIO39 SR1 control</b> 0: Keep 1: SET bits
17	<b>GPIO38</b>	GPIO38_SR1	<b>Bitwise SET operation of GPIO38 SR1 control</b> 0: Keep 1: SET bits
16	<b>GPIO37</b>	GPIO37_SR1	<b>Bitwise SET operation of GPIO37 SR1 control</b> 0: Keep 1: SET bits
5	<b>GPIO42</b>	GPIO42_SR0	<b>Bitwise SET operation of GPIO42 SR0 control</b> 0: Keep 1: SET bits
4	<b>GPIO41</b>	GPIO41_SR0	<b>Bitwise SET operation of GPIO41 SR0 control</b> 0: Keep 1: SET bits
3	<b>GPIO40</b>	GPIO40_SR0	<b>Bitwise SET operation of GPIO40 SR0 control</b> 0: Keep 1: SET bits
2	<b>GPIO39</b>	GPIO39_SR0	<b>Bitwise SET operation of GPIO39 SR0 control</b> 0: Keep 1: SET bits
1	<b>GPIO38</b>	GPIO38_SR0	<b>Bitwise SET operation of GPIO38 SR0 control</b> 0: Keep 1: SET bits
0	<b>GPIO37</b>	GPIO37_SR0	<b>Bitwise SET operation of GPIO37 SR0 control</b> 0: Keep 1: SET bits

A0020728 <u>GPIO SIM SR</u> <u>CLR</u> <u>GPIO SIM SR Control</u>															00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>											<b>GPIO4</b> <b>2</b>	<b>GPIO4</b> <b>1</b>	<b>GPIO4</b> <b>0</b>	<b>GPIO3</b> <b>9</b>	<b>GPIO3</b> <b>8</b>	<b>GPIO3</b> <b>7</b>		
<b>Type</b>											WO	WO	WO	WO	WO	WO		
<b>Reset</b>											0	0	0	0	0	0		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>											<b>GPIO4</b> <b>2</b>	<b>GPIO4</b> <b>1</b>	<b>GPIO4</b> <b>0</b>	<b>GPIO3</b> <b>9</b>	<b>GPIO3</b> <b>8</b>	<b>GPIO3</b> <b>7</b>		
<b>Type</b>											WO	WO	WO	WO	WO	WO		
<b>Reset</b>											0	0	0	0	0	0		

**Overview:** For bitwise access of GPIO\_SIM\_SR

Bit(s)	Mnemonic	Name	Description
21	<b>GPIO42</b>	GPIO42_SR1	<b>Bitwise CLR operation of GPIO42 SR1 control</b> 0: Keep 1: CLR bits
20	<b>GPIO41</b>	GPIO41_SR1	<b>Bitwise CLR operation of GPIO41 SR1 control</b> 0: Keep 1: CLR bits
19	<b>GPIO40</b>	GPIO40_SR1	<b>Bitwise CLR operation of GPIO40 SR1 control</b> 0: Keep 1: CLR bits
18	<b>GPIO39</b>	GPIO39_SR1	<b>Bitwise CLR operation of GPIO39 SR1 control</b> 0: Keep 1: CLR bits
17	<b>GPIO38</b>	GPIO38_SR1	<b>Bitwise CLR operation of GPIO38 SR1 control</b> 0: Keep 1: CLR bits
16	<b>GPIO37</b>	GPIO37_SR1	<b>Bitwise CLR operation of GPIO37 SR1 control</b> 0: Keep 1: CLR bits
5	<b>GPIO42</b>	GPIO42_SR0	<b>Bitwise CLR operation of GPIO42 SR0 control</b> 0: Keep 1: CLR bits
4	<b>GPIO41</b>	GPIO41_SR0	<b>Bitwise CLR operation of GPIO41 SR0 control</b> 0: Keep 1: CLR bits
3	<b>GPIO40</b>	GPIO40_SR0	<b>Bitwise CLR operation of GPIO40 SR0 control</b> 0: Keep 1: CLR bits
2	<b>GPIO39</b>	GPIO39_SR0	<b>Bitwise CLR operation of GPIO39 SR0 control</b> 0: Keep 1: CLR bits
1	<b>GPIO38</b>	GPIO38_SR0	<b>Bitwise CLR operation of GPIO38 SR0 control</b> 0: Keep 1: CLR bits
0	<b>GPIO37</b>	GPIO37_SR0	<b>Bitwise CLR operation of GPIO37 SR0 control</b> 0: Keep 1: CLR bits

A0020800 <u>GPIO_DRV0</u> GPIO DRV Control																00000000				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
<u>Name</u>	<u>DRV0[31:16]</u>																			
<u>Type</u>	RW																			
<u>Reset</u>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
<u>Name</u>	<u>DRV0[15:0]</u>																			
<u>Type</u>	RW																			
<u>Reset</u>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				

Overview: Configures GPIO driving control

Bit(s)	Mnemonic	Name	Description
31:0	DRV0	GPIO_DRV0	[1: 0]: GPIO_0 [3: 2]: GPIO_1 [5: 4]: GPIO_2 [7: 6]: GPIO_3 [9: 8]: GPIO_4 [11: 10]: GPIO_5 [13: 12]: GPIO_6 [15: 14]: GPIO_7 [17: 16]: GPIO_8 [19: 18]: GPIO_9 [21: 20]: URXD1 [21: 20]: UTXD1 [23: 22]: KCOL4 [25: 24]: KCOL3 [27: 26]: KCOL2 [29: 28]: KCOL1 [31: 30]: KCOL0

A0020804 <u>GPIO_DRV0_SE</u> GPIO DRV Control																	00000000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	<u>DRV0[31:16]</u>																
Type	WO																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	<u>DRV0[15:0]</u>																
Type	WO																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview: For bitwise access of GPIO\_DRV0

Bit(s)	Mnemonic	Name	Description
31:0	DRV0	Bitwise SET operation of GPIO_DRV0_SET	0: Keep 1: SET bits

A0020808 <u>GPIO_DRV0_CL</u> GPIO DRV Control																	00000000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	<u>DRV0[31:16]</u>																
Type	WO																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	<u>DRV0[15:0]</u>																
Type	WO																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview: For bitwise access of GPIO\_DRV0

Bit(s)	Mnemonic	Name	Description
31:0	DRV0		Bitwise CLR operation of GPIO_DRV0_CLR 0: Keep 1: CLR bits

A0020810    GPIO DRV1    GPIO DRV Control    00C00000																						
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16						
<b>Name</b>							<b>DRV1[25:16]</b>															
<b>Type</b>							RW															
<b>Reset</b>							0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
<b>Name</b>							<b>DRV1[15:0]</b>															
<b>Type</b>							RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview:** Configures GPIO driving control

Bit(s)	Mnemonic	Name	Description
25:0	DRV1	<b>GPIO_DRV1</b>	[1: 0]: KROW4 [3: 2]: KROW3 [5: 4]: KROW2 [7: 6]: KROW1 [9: 8]: KROW0 [11: 10]: BPI_BUS2 [11: 10]: BPI_BUS1 [11: 10]: BPI_BUS0 [13: 12]: CMRST [13: 12]: CMPDN [13: 12]: CMCSO [13: 12]: CMCS1 [13: 12]: CMMCLK [13: 12]: CMCSK [15: 14]: MCCK [15: 14]: MCCM0 [15: 14]: MCDA0 [15: 14]: MCDA1 [15: 14]: MCDA2 [15: 14]: MCDA3 [17: 16]: SIM1_SIO [17: 16]: SIM1_SRST [17: 16]: SIM1_SCLK [19: 18]: SIM2_SIO [19: 18]: SIM2_SRST [19: 18]: SIM2_SCLK [21: 20]: SCL28 [21: 20]: SDA28 [23: 22]: LSRSTB [23: 22]: LSCE_B [23: 22]: LSCK [23: 22]: LSDA [23: 22]: LSA0 [23: 22]: LPTE [25: 24]: RESETB

A0020814 GPIO\_DRV1\_SE GPIO DRV Control  
 T 

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							DRV1[25:16]									
Type							WO									
Reset							0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							DRV1[15:0]									
Type							WO									
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview: For bitwise access of GPIO\_DRV1

Bit(s)	Mnemonic	Name	Description
25:0	DRV1	Bitwise SET operation of GPIO_DRV1_SET	0: Keep 1: SET bits

 A0020818 GPIO\_DRV1\_CL GPIO DRV Control  
 R 

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							DRV1[25:16]									
Type							WO									
Reset							0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							DRV1[15:0]									
Type							WO									
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview: For bitwise access of GPIO\_DRV1

Bit(s)	Mnemonic	Name	Description
25:0	DRV1	Bitwise CLR operation of GPIO_DRV1_CLR	0: Keep 1: CLR bits

 A0020900 GPIOIES0 GPIO IES Control 

43C00BFF

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO30						GPIO25	GPIO24	GPIO23	GPIO22						
Type	RW						RW	RW	RW	RW						
Reset	1						1	1	1	1						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					GPIO11		GPIO9	GPIO8	GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0
Type					RW		RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset					1		1	1	1	1	1	1	1	1	1	1

Overview: Configures GPIO input enabling control

Bit(s)	Mnemonic	Name	Description
30	<b>GPIO30</b>	GPIO30_IES	<b>Input buffer for GPIO30</b> 0: Disable 1: Enable
25	<b>GPIO25</b>	GPIO25_IES	<b>Input buffer for GPIO25</b> 0: Disable 1: Enable
24	<b>GPIO24</b>	GPIO24_IES	<b>Input buffer for GPIO24</b> 0: Disable 1: Enable
23	<b>GPIO23</b>	GPIO23_IES	<b>Input buffer for GPIO23</b> 0: Disable 1: Enable
22	<b>GPIO22</b>	GPIO22_IES	<b>Input buffer for GPIO22</b> 0: Disable 1: Enable
11	<b>GPIO11</b>	GPIO11_IES	<b>Input buffer for GPIO11</b> 0: Disable 1: Enable
9	<b>GPIO9</b>	GPIO9_IES	<b>Input buffer for GPIO9</b> 0: Disable 1: Enable
8	<b>GPIO8</b>	GPIO8_IES	<b>Input buffer for GPIO8</b> 0: Disable 1: Enable
7	<b>GPIO7</b>	GPIO7_IES	<b>Input buffer for GPIO7</b> 0: Disable 1: Enable
6	<b>GPIO6</b>	GPIO6_IES	<b>Input buffer for GPIO6</b> 0: Disable 1: Enable
5	<b>GPIO5</b>	GPIO5_IES	<b>Input buffer for GPIO5</b> 0: Disable 1: Enable
4	<b>GPIO4</b>	GPIO4_IES	<b>Input buffer for GPIO4</b> 0: Disable 1: Enable
3	<b>GPIO3</b>	GPIO3_IES	<b>Input buffer for GPIO3</b> 0: Disable 1: Enable
2	<b>GPIO2</b>	GPIO2_IES	<b>Input buffer for GPIO2</b> 0: Disable 1: Enable
1	<b>GPIO1</b>	GPIO1_IES	<b>Input buffer for GPIO1</b> 0: Disable 1: Enable
0	<b>GPIO0</b>	GPIO0_IES	<b>Input buffer for GPIO0</b> 0: Disable 1: Enable

A0020904 GPIO\_IES0\_SET GPIO IES Control 

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		GPIO30					GPIO25	GPIO24	GPIO23	GPIO22						
Type		WO					WO	WO	WO	WO						
Reset		0					0	0	0	0						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					GPIO11		GPIO9	GPIO8	GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0
Type					WO		WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset					0		0	0	0	0	0	0	0	0	0	0

Overview: For bitwise access of GPIO\_IES0

Bit(s)	Mnemonic	Name	Description
30	<b>GPIO30</b>	GPIO30_IES	<b>Bitwise SET operation of GPIO30 input buffer</b> 0: Keep 1: SET bits
25	<b>GPIO25</b>	GPIO25_IES	<b>Bitwise SET operation of GPIO25 input buffer</b> 0: Keep 1: SET bits
24	<b>GPIO24</b>	GPIO24_IES	<b>Bitwise SET operation of GPIO24 input buffer</b> 0: Keep 1: SET bits
23	<b>GPIO23</b>	GPIO23_IES	<b>Bitwise SET operation of GPIO23 input buffer</b> 0: Keep 1: SET bits
22	<b>GPIO22</b>	GPIO22_IES	<b>Bitwise SET operation of GPIO22 input buffer</b> 0: Keep 1: SET bits
11	<b>GPIO11</b>	GPIO11_IES	<b>Bitwise SET operation of GPIO11 input buffer</b> 0: Keep 1: SET bits
9	<b>GPIO9</b>	GPIO9_IES	<b>Bitwise SET operation of GPIO9 input buffer</b> 0: Keep 1: SET bits
8	<b>GPIO8</b>	GPIO8_IES	<b>Bitwise SET operation of GPIO8 input buffer</b> 0: Keep 1: SET bits
7	<b>GPIO7</b>	GPIO7_IES	<b>Bitwise SET operation of GPIO7 input buffer</b> 0: Keep 1: SET bits
6	<b>GPIO6</b>	GPIO6_IES	<b>Bitwise SET operation of GPIO6 input buffer</b> 0: Keep 1: SET bits
5	<b>GPIO5</b>	GPIO5_IES	<b>Bitwise SET operation of GPIO5 input buffer</b> 0: Keep 1: SET bits
4	<b>GPIO4</b>	GPIO4_IES	<b>Bitwise SET operation of GPIO4 input buffer</b> 0: Keep 1: SET bits
3	<b>GPIO3</b>	GPIO3_IES	<b>Bitwise SET operation of GPIO3 input buffer</b> 0: Keep

Bit(s)	Mnemonic	Name	Description
2	<b>GPIO2</b>	GPIO2IES	1: SET bits <b>Bitwise SET operation of GPIO2 input buffer</b> 0: Keep 1: SET bits
1	<b>GPIO1</b>	GPIO1IES	1: SET bits <b>Bitwise SET operation of GPIO1 input buffer</b> 0: Keep 1: SET bits
0	<b>GPIO0</b>	GPIO0IES	1: SET bits <b>Bitwise SET operation of GPIO0 input buffer</b> 0: Keep 1: SET bits

A0020908 GPIOIES0CL **GPIO IES Control** 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>		<b>GPIO30</b>					<b>GPIO25</b>	<b>GPIO24</b>	<b>GPIO23</b>	<b>GPIO22</b>	<b>GPIO21</b>	<b>GPIO20</b>	<b>GPIO19</b>	<b>GPIO18</b>	<b>GPIO17</b>	<b>GPIO16</b>
<b>Type</b>		WO					WO	WO	WO	WO						
<b>Reset</b>		0					0	0	0	0						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>					<b>GPIO11</b>		<b>GPIO9</b>	<b>GPIO8</b>	<b>GPIO7</b>	<b>GPIO6</b>	<b>GPIO5</b>	<b>GPIO4</b>	<b>GPIO3</b>	<b>GPIO2</b>	<b>GPIO1</b>	<b>GPIO0</b>
<b>Type</b>					WO		WO									
<b>Reset</b>					0		0	0	0	0	0	0	0	0	0	0

**Overview:** For bitwise access of GPIOIES0

Bit(s)	Mnemonic	Name	Description
30	<b>GPIO30</b>	GPIO30IES	<b>Bitwise CLR operation of GPIO30 input buffer</b> 0: Keep 1: CLR bits
25	<b>GPIO25</b>	GPIO25IES	<b>Bitwise CLR operation of GPIO25 input buffer</b> 0: Keep 1: CLR bits
24	<b>GPIO24</b>	GPIO24IES	<b>Bitwise CLR operation of GPIO24 input buffer</b> 0: Keep 1: CLR bits
23	<b>GPIO23</b>	GPIO23IES	<b>Bitwise CLR operation of GPIO23 input buffer</b> 0: Keep 1: CLR bits
22	<b>GPIO22</b>	GPIO22IES	<b>Bitwise CLR operation of GPIO22 input buffer</b> 0: Keep 1: CLR bits
11	<b>GPIO11</b>	GPIO11IES	<b>Bitwise CLR operation of GPIO11 input buffer</b> 0: Keep 1: CLR bits
9	<b>GPIO9</b>	GPIO9IES	<b>Bitwise CLR operation of GPIO9 input buffer</b> 0: Keep 1: CLR bits
8	<b>GPIO8</b>	GPIO8IES	<b>Bitwise CLR operation of GPIO8 input buffer</b> 0: Keep 1: CLR bits

Bit(s)	Mnemonic	Name	Description
7	<b>GPIO7</b>	GPIO7IES	<b>Bitwise CLR operation of GPIO7 input buffer</b> 0: Keep 1: CLR bits
6	<b>GPIO6</b>	GPIO6IES	<b>Bitwise CLR operation of GPIO6 input buffer</b> 0: Keep 1: CLR bits
5	<b>GPIO5</b>	GPIO5IES	<b>Bitwise CLR operation of GPIO5 input buffer</b> 0: Keep 1: CLR bits
4	<b>GPIO4</b>	GPIO4IES	<b>Bitwise CLR operation of GPIO4 input buffer</b> 0: Keep 1: CLR bits
3	<b>GPIO3</b>	GPIO3IES	<b>Bitwise CLR operation of GPIO3 input buffer</b> 0: Keep 1: CLR bits
2	<b>GPIO2</b>	GPIO2IES	<b>Bitwise CLR operation of GPIO2 input buffer</b> 0: Keep 1: CLR bits
1	<b>GPIO1</b>	GPIO1IES	<b>Bitwise CLR operation of GPIO1 input buffer</b> 0: Keep 1: CLR bits
0	<b>GPIO0</b>	GPIO0IES	<b>Bitwise CLR operation of GPIO0 input buffer</b> 0: Keep 1: CLR bits

A0020910 <u>GPIO IES1</u> <u>GPIO IES Control</u> 00001FE0																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				GPIO44												
Type				RW												
Reset				1	1	1	1	1	1	1	1					

**Overview:** Configures GPIO input enabling control

Bit(s)	Mnemonic	Name	Description
12	<b>GPIO44</b>	GPIO44IES	<b>Input buffer for GPIO44</b> 0: Disable 1: Enable
11	<b>GPIO43</b>	GPIO43IES	<b>Input buffer for GPIO43</b> 0: Disable 1: Enable
10	<b>GPIO42</b>	GPIO42IES	<b>Input buffer for GPIO42</b> 0: Disable 1: Enable
9	<b>GPIO41</b>	GPIO41IES	<b>Input buffer for GPIO41</b> 0: Disable

Bit(s)	Mnemonic	Name	Description
8	<b>GPIO40</b>	GPIO40_IES	1: Enable Input buffer for GPIO40 0: Disable
7	<b>GPIO39</b>	GPIO39_IES	1: Enable Input buffer for GPIO39 0: Disable
6	<b>GPIO38</b>	GPIO38_IES	1: Enable Input buffer for GPIO38 0: Disable
5	<b>GPIO37</b>	GPIO37_IES	1: Enable Input buffer for GPIO37 0: Disable

 A0020914 GPIO\_IES1\_SET GPIO IES Control 00000000 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				GPIO44_IES	GPIO43_IES	GPIO42_IES	GPIO41_IES	GPIO40_IES	GPIO39_IES	GPIO38_IES	GPIO37_IES					
Type				WO												
Reset				0	0	0	0	0	0	0	0					

Overview: For bitwise access of GPIO\_IES1

Bit(s)	Mnemonic	Name	Description
12	<b>GPIO44</b>	GPIO44_IES	Bitwise SET operation of GPIO44 input buffer 0: Keep 1: SET bits
11	<b>GPIO43</b>	GPIO43_IES	Bitwise SET operation of GPIO43 input buffer 0: Keep 1: SET bits
10	<b>GPIO42</b>	GPIO42_IES	Bitwise SET operation of GPIO42 input buffer 0: Keep 1: SET bits
9	<b>GPIO41</b>	GPIO41_IES	Bitwise SET operation of GPIO41 input buffer 0: Keep 1: SET bits
8	<b>GPIO40</b>	GPIO40_IES	Bitwise SET operation of GPIO40 input buffer 0: Keep 1: SET bits
7	<b>GPIO39</b>	GPIO39_IES	Bitwise SET operation of GPIO39 input buffer 0: Keep 1: SET bits
6	<b>GPIO38</b>	GPIO38_IES	Bitwise SET operation of GPIO38 input buffer 0: Keep 1: SET bits
5	<b>GPIO37</b>	GPIO37_IES	Bitwise SET operation of GPIO37 input buffer

Bit(s)	Mnemonic	Name	Description
			0: Keep 1: SET bits

 A0020918 GPIO\_IES1\_CL GPIO IES Control R 00000000 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				GPIO4	GPIO4	GPIO4	GPIO4	GPIO4	GPIO3	GPIO3	GPIO3					
Type				4	3	2	1	0	9	8	7					
Reset				WO												

Overview: For bitwise access of GPIO\_IES1

Bit(s)	Mnemonic	Name	Description
12	<b>GPIO44</b>	GPIO44_IES	Bitwise CLR operation of GPIO44 input buffer 0: Keep 1: CLR bits
11	<b>GPIO43</b>	GPIO43_IES	Bitwise CLR operation of GPIO43 input buffer 0: Keep 1: CLR bits
10	<b>GPIO42</b>	GPIO42_IES	Bitwise CLR operation of GPIO42 input buffer 0: Keep 1: CLR bits
9	<b>GPIO41</b>	GPIO41_IES	Bitwise CLR operation of GPIO41 input buffer 0: Keep 1: CLR bits
8	<b>GPIO40</b>	GPIO40_IES	Bitwise CLR operation of GPIO40 input buffer 0: Keep 1: CLR bits
7	<b>GPIO39</b>	GPIO39_IES	Bitwise CLR operation of GPIO39 input buffer 0: Keep 1: CLR bits
6	<b>GPIO38</b>	GPIO38_IES	Bitwise CLR operation of GPIO38 input buffer 0: Keep 1: CLR bits
5	<b>GPIO37</b>	GPIO37_IES	Bitwise CLR operation of GPIO37 input buffer 0: Keep 1: CLR bits

 A0020A00 GPIO\_PUPD0 GPIO PUPD Control 303E0000 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO3		GPIO2	GPIO2	GPIO2	GPIO2					GPIO2	GPIO2	GPIO1	GPIO1	GPIO1	GPIO1
Type	RW		RW	RW	RW	RW					RW	RW	RW	RW	RW	RW
Reset	0		1	1	0	0					1	1	1	1	1	0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO1 5	GPIO1 4	GPIO1 3	GPIO1 2		GPIO1 0										
Type	RW	RW	RW	RW		RW										
Reset	0	0	0	0		0										

**Overview:** Configures GPIO PUPD control

Bit(s)	Mnemonic	Name	Description
31	<b>GPIO31</b>	GPIO31_PUPD	<b>PUPD for GPIO31</b> 0: Disable 1: Enable
29	<b>GPIO29</b>	GPIO29_PUPD	<b>PUPD for GPIO29</b> 0: Disable 1: Enable
28	<b>GPIO28</b>	GPIO28_PUPD	<b>PUPD for GPIO28</b> 0: Disable 1: Enable
27	<b>GPIO27</b>	GPIO27_PUPD	<b>PUPD for GPIO27</b> 0: Disable 1: Enable
26	<b>GPIO26</b>	GPIO26_PUPD	<b>PUPD for GPIO26</b> 0: Disable 1: Enable
21	<b>GPIO21</b>	GPIO21_PUPD	<b>PUPD for GPIO21</b> 0: Disable 1: Enable
20	<b>GPIO20</b>	GPIO20_PUPD	<b>PUPD for GPIO20</b> 0: Disable 1: Enable
19	<b>GPIO19</b>	GPIO19_PUPD	<b>PUPD for GPIO19</b> 0: Disable 1: Enable
18	<b>GPIO18</b>	GPIO18_PUPD	<b>PUPD for GPIO18</b> 0: Disable 1: Enable
17	<b>GPIO17</b>	GPIO17_PUPD	<b>PUPD for GPIO17</b> 0: Disable 1: Enable
16	<b>GPIO16</b>	GPIO16_PUPD	<b>PUPD for GPIO16</b> 0: Disable 1: Enable
15	<b>GPIO15</b>	GPIO15_PUPD	<b>PUPD for GPIO15</b> 0: Disable 1: Enable
14	<b>GPIO14</b>	GPIO14_PUPD	<b>PUPD for GPIO14</b> 0: Disable 1: Enable
13	<b>GPIO13</b>	GPIO13_PUPD	<b>PUPD for GPIO13</b> 0: Disable 1: Enable
12	<b>GPIO12</b>	GPIO12_PUPD	<b>PUPD for GPIO12</b> 0: Disable

Bit(s)	Mnemonic	Name	Description
			1: Enable
10	<b>GPIO10</b>	GPIO10_PUPD	<b>PUPD for GPIO10</b>
			0: Disable
			1: Enable

**A0020A04    GPIO\_PUPD0\_S    GPIO PUPD Control    00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	GPIO31		GPIO29	GPIO28	GPIO27	GPIO26					GPIO21	GPIO20	GPIO19	GPIO18	GPIO17	GPIO16
<b>Type</b>	WO		WO	WO	WO	WO					WO	WO	WO	WO	WO	WO
<b>Reset</b>	0		0	0	0	0					0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	GPIO15	GPIO14	GPIO13	GPIO12		GPIO10										
<b>Type</b>	WO	WO	WO	WO		WO										
<b>Reset</b>	0	0	0	0		0										

**Overview:** For bitwise access of GPIO\_PUPD0

Bit(s)	Mnemonic	Name	Description
31	<b>GPIO31</b>	GPIO31_PUPD	<b>Bitwise SET operation of GPIO31 PUPD</b> 0: Keep 1: SET bits
29	<b>GPIO29</b>	GPIO29_PUPD	<b>Bitwise SET operation of GPIO29 PUPD</b> 0: Keep 1: SET bits
28	<b>GPIO28</b>	GPIO28_PUPD	<b>Bitwise SET operation of GPIO28 PUPD</b> 0: Keep 1: SET bits
27	<b>GPIO27</b>	GPIO27_PUPD	<b>Bitwise SET operation of GPIO27 PUPD</b> 0: Keep 1: SET bits
26	<b>GPIO26</b>	GPIO26_PUPD	<b>Bitwise SET operation of GPIO26 PUPD</b> 0: Keep 1: SET bits
21	<b>GPIO21</b>	GPIO21_PUPD	<b>Bitwise SET operation of GPIO21 PUPD</b> 0: Keep 1: SET bits
20	<b>GPIO20</b>	GPIO20_PUPD	<b>Bitwise SET operation of GPIO20 PUPD</b> 0: Keep 1: SET bits
19	<b>GPIO19</b>	GPIO19_PUPD	<b>Bitwise SET operation of GPIO19 PUPD</b> 0: Keep 1: SET bits
18	<b>GPIO18</b>	GPIO18_PUPD	<b>Bitwise SET operation of GPIO18 PUPD</b> 0: Keep 1: SET bits
17	<b>GPIO17</b>	GPIO17_PUPD	<b>Bitwise SET operation of GPIO17 PUPD</b> 0: Keep 1: SET bits

Bit(s)	Mnemonic	Name	Description
16	<b>GPIO16</b>	GPIO16_PUPD	<b>Bitwise SET operation of GPIO16 PUPD</b> 0: Keep 1: SET bits
15	<b>GPIO15</b>	GPIO15_PUPD	<b>Bitwise SET operation of GPIO15 PUPD</b> 0: Keep 1: SET bits
14	<b>GPIO14</b>	GPIO14_PUPD	<b>Bitwise SET operation of GPIO14 PUPD</b> 0: Keep 1: SET bits
13	<b>GPIO13</b>	GPIO13_PUPD	<b>Bitwise SET operation of GPIO13 PUPD</b> 0: Keep 1: SET bits
12	<b>GPIO12</b>	GPIO12_PUPD	<b>Bitwise SET operation of GPIO12 PUPD</b> 0: Keep 1: SET bits
10	<b>GPIO10</b>	GPIO10_PUPD	<b>Bitwise SET operation of GPIO10 PUPD</b> 0: Keep 1: SET bits

<b>A0020A08    GPIO_PUPD0_C    GPIO PUPD Control</b>																	<b>00000000</b>			
<u>Bit</u>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
<u>Name</u>	GPIO3 1		GPIO2 9	GPIO2 8	GPIO2 7	GPIO2 6					GPIO2 1	GPIO2 0	GPIO1 9	GPIO1 8	GPIO1 7	GPIO1 6				
<u>Type</u>	WO		WO	WO	WO	WO					WO	WO	WO	WO	WO	WO				
<u>Reset</u>	0		0	0	0	0					0	0	0	0	0	0				
<u>Bit</u>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
<u>Name</u>	GPIO1 5	GPIO1 4	GPIO1 3	GPIO1 2		GPIO1 0														
<u>Type</u>	WO	WO	WO	WO		WO														
<u>Reset</u>	0	0	0	0		0														

**Overview:** For bitwise access of GPIO\_PUPD0

Bit(s)	Mnemonic	Name	Description
31	<b>GPIO31</b>	GPIO31_PUPD	<b>Bitwise CLR operation of GPIO31 PUPD</b> 0: Keep 1: CLR bits
29	<b>GPIO29</b>	GPIO29_PUPD	<b>Bitwise CLR operation of GPIO29 PUPD</b> 0: Keep 1: CLR bits
28	<b>GPIO28</b>	GPIO28_PUPD	<b>Bitwise CLR operation of GPIO28 PUPD</b> 0: Keep 1: CLR bits
27	<b>GPIO27</b>	GPIO27_PUPD	<b>Bitwise CLR operation of GPIO27 PUPD</b> 0: Keep 1: CLR bits
26	<b>GPIO26</b>	GPIO26_PUPD	<b>Bitwise CLR operation of GPIO26 PUPD</b> 0: Keep 1: CLR bits
21	<b>GPIO21</b>	GPIO21_PUPD	<b>Bitwise CLR operation of GPIO21 PUPD</b>

Bit(s)	Mnemonic	Name	Description
20	<b>GPIO20</b>	GPIO20_PUPD	0: Keep 1: CLR bits <b>Bitwise CLR operation of GPIO20 PUPD</b>
19	<b>GPIO19</b>	GPIO19_PUPD	0: Keep 1: CLR bits <b>Bitwise CLR operation of GPIO19 PUPD</b>
18	<b>GPIO18</b>	GPIO18_PUPD	0: Keep 1: CLR bits <b>Bitwise CLR operation of GPIO18 PUPD</b>
17	<b>GPIO17</b>	GPIO17_PUPD	0: Keep 1: CLR bits <b>Bitwise CLR operation of GPIO17 PUPD</b>
16	<b>GPIO16</b>	GPIO16_PUPD	0: Keep 1: CLR bits <b>Bitwise CLR operation of GPIO16 PUPD</b>
15	<b>GPIO15</b>	GPIO15_PUPD	0: Keep 1: CLR bits <b>Bitwise CLR operation of GPIO15 PUPD</b>
14	<b>GPIO14</b>	GPIO14_PUPD	0: Keep 1: CLR bits <b>Bitwise CLR operation of GPIO14 PUPD</b>
13	<b>GPIO13</b>	GPIO13_PUPD	0: Keep 1: CLR bits <b>Bitwise CLR operation of GPIO13 PUPD</b>
12	<b>GPIO12</b>	GPIO12_PUPD	0: Keep 1: CLR bits <b>Bitwise CLR operation of GPIO12 PUPD</b>
10	<b>GPIO10</b>	GPIO10_PUPD	0: Keep 1: CLR bits <b>Bitwise CLR operation of GPIO10 PUPD</b>

A0020A10 <u>GPIO_PUPD1</u> GPIO PUPD Control    0007A7FE																
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>													<b>GPIO5</b>	<b>GPIO5</b>	<b>GPIO4</b>	<b>GPIO4</b>
<b>Type</b>													RW	RW	RW	RW
<b>Reset</b>													0	1	1	1
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>GPIO4</b>	<b>GPIO4</b>	<b>GPIO4</b>			<b>GPIO4</b>	<b>GPIO4</b>	<b>GPIO4</b>	<b>GPIO3</b>							
<b>Type</b>	RW	RW	RW			RW										
<b>Reset</b>	1	0	1			1	1	1	1	1	1	1	1	1	1	0

**Overview:** Configures GPIO PUPD control

Bit(s)	Mnemonic	Name	Description
19	<b>GPIO51</b>	GPIO51_PUPD	<b>PUPD for GPIO51</b> 0: Disable 1: Enable

Bit(s)	Mnemonic	Name	Description
18	<b>GPIO50</b>	GPIO50_PUPD	<b>PUPD for GPIO50</b> 0: Disable 1: Enable
17	<b>GPIO49</b>	GPIO49_PUPD	<b>PUPD for GPIO49</b> 0: Disable 1: Enable
16	<b>GPIO48</b>	GPIO48_PUPD	<b>PUPD for GPIO48</b> 0: Disable 1: Enable
15	<b>GPIO47</b>	GPIO47_PUPD	<b>PUPD for GPIO47</b> 0: Disable 1: Enable
14	<b>GPIO46</b>	GPIO46_PUPD	<b>PUPD for GPIO46</b> 0: Disable 1: Enable
13	<b>GPIO45</b>	GPIO45_PUPD	<b>PUPD for GPIO45</b> 0: Disable 1: Enable
10	<b>GPIO42</b>	GPIO42_PUPD	<b>PUPD for GPIO42</b> 0: Disable 1: Enable
9	<b>GPIO41</b>	GPIO41_PUPD	<b>PUPD for GPIO41</b> 0: Disable 1: Enable
8	<b>GPIO40</b>	GPIO40_PUPD	<b>PUPD for GPIO40</b> 0: Disable 1: Enable
7	<b>GPIO39</b>	GPIO39_PUPD	<b>PUPD for GPIO39</b> 0: Disable 1: Enable
6	<b>GPIO38</b>	GPIO38_PUPD	<b>PUPD for GPIO38</b> 0: Disable 1: Enable
5	<b>GPIO37</b>	GPIO37_PUPD	<b>PUPD for GPIO37</b> 0: Disable 1: Enable
4	<b>GPIO36</b>	GPIO36_PUPD	<b>PUPD for GPIO36</b> 0: Disable 1: Enable
3	<b>GPIO35</b>	GPIO35_PUPD	<b>PUPD for GPIO35</b> 0: Disable 1: Enable
2	<b>GPIO34</b>	GPIO34_PUPD	<b>PUPD for GPIO34</b> 0: Disable 1: Enable
1	<b>GPIO33</b>	GPIO33_PUPD	<b>PUPD for GPIO33</b> 0: Disable 1: Enable
0	<b>GPIO32</b>	GPIO32_PUPD	<b>PUPD for GPIO32</b> 0: Disable 1: Enable

**A0020A14    GPIO\_PUPD1\_S**    **GPIO PUPD Control**    **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name												GPIO5	GPIO5	GPIO4	GPIO4	
Type												WO	WO	WO	WO	
Reset												0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO4 7	GPIO4 6	GPIO4 5			GPIO4 2	GPIO4 1	GPIO4 0	GPIO3 9	GPIO3 8	GPIO3 7	GPIO3 6	GPIO3 5	GPIO3 4	GPIO3 3	GPIO3 2
Type	WO	WO	WO			WO										
Reset	0	0	0			0	0	0	0	0	0	0	0	0	0	0

**Overview:** For bitwise access of GPIO\_PUPD1

Bit(s)	Mnemonic	Name	Description
19	<b>GPIO51</b>	GPIO51_PUPD	<b>Bitwise SET operation of GPIO51 PUPD</b> 0: Keep 1: SET bits
18	<b>GPIO50</b>	GPIO50_PUPD	<b>Bitwise SET operation of GPIO50 PUPD</b> 0: Keep 1: SET bits
17	<b>GPIO49</b>	GPIO49_PUPD	<b>Bitwise SET operation of GPIO49 PUPD</b> 0: Keep 1: SET bits
16	<b>GPIO48</b>	GPIO48_PUPD	<b>Bitwise SET operation of GPIO48 PUPD</b> 0: Keep 1: SET bits
15	<b>GPIO47</b>	GPIO47_PUPD	<b>Bitwise SET operation of GPIO47 PUPD</b> 0: Keep 1: SET bits
14	<b>GPIO46</b>	GPIO46_PUPD	<b>Bitwise SET operation of GPIO46 PUPD</b> 0: Keep 1: SET bits
13	<b>GPIO45</b>	GPIO45_PUPD	<b>Bitwise SET operation of GPIO45 PUPD</b> 0: Keep 1: SET bits
10	<b>GPIO42</b>	GPIO42_PUPD	<b>Bitwise SET operation of GPIO42 PUPD</b> 0: Keep 1: SET bits
9	<b>GPIO41</b>	GPIO41_PUPD	<b>Bitwise SET operation of GPIO41 PUPD</b> 0: Keep 1: SET bits
8	<b>GPIO40</b>	GPIO40_PUPD	<b>Bitwise SET operation of GPIO40 PUPD</b> 0: Keep 1: SET bits
7	<b>GPIO39</b>	GPIO39_PUPD	<b>Bitwise SET operation of GPIO39 PUPD</b> 0: Keep 1: SET bits
6	<b>GPIO38</b>	GPIO38_PUPD	<b>Bitwise SET operation of GPIO38 PUPD</b> 0: Keep 1: SET bits

Bit(s)	Mnemonic	Name	Description
5	<b>GPIO37</b>	GPIO37_PUPD	<b>Bitwise SET operation of GPIO37 PUPD</b> 0: Keep 1: SET bits
4	<b>GPIO36</b>	GPIO36_PUPD	<b>Bitwise SET operation of GPIO36 PUPD</b> 0: Keep 1: SET bits
3	<b>GPIO35</b>	GPIO35_PUPD	<b>Bitwise SET operation of GPIO35 PUPD</b> 0: Keep 1: SET bits
2	<b>GPIO34</b>	GPIO34_PUPD	<b>Bitwise SET operation of GPIO34 PUPD</b> 0: Keep 1: SET bits
1	<b>GPIO33</b>	GPIO33_PUPD	<b>Bitwise SET operation of GPIO33 PUPD</b> 0: Keep 1: SET bits
0	<b>GPIO32</b>	GPIO32_PUPD	<b>Bitwise SET operation of GPIO32 PUPD</b> 0: Keep 1: SET bits

A0020A18 <u>GPIO_PUPD1_C</u> GPIO PUPD Control																00000000				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
Name													GPIO5	GPIO5	GPIO4	GPIO4	1	0	9	8
Type													WO	WO	WO	WO				
Reset													0	0	0	0				
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
Name	GPIO4 7	GPIO4 6	GPIO4 5			GPIO4 2	GPIO4 1	GPIO4 0	GPIO3 9	GPIO3 8	GPIO3 7	GPIO3 6	GPIO3 5	GPIO3 4	GPIO3 3	GPIO3 2				
Type	WO	WO	WO			WO														
Reset	0	0	0			0	0	0	0	0	0	0	0	0	0	0				

**Overview:** For bitwise access of GPIO\_PUPD1

Bit(s)	Mnemonic	Name	Description
19	<b>GPIO51</b>	GPIO51_PUPD	<b>Bitwise CLR operation of GPIO51 PUPD</b> 0: Keep 1: CLR bits
18	<b>GPIO50</b>	GPIO50_PUPD	<b>Bitwise CLR operation of GPIO50 PUPD</b> 0: Keep 1: CLR bits
17	<b>GPIO49</b>	GPIO49_PUPD	<b>Bitwise CLR operation of GPIO49 PUPD</b> 0: Keep 1: CLR bits
16	<b>GPIO48</b>	GPIO48_PUPD	<b>Bitwise CLR operation of GPIO48 PUPD</b> 0: Keep 1: CLR bits
15	<b>GPIO47</b>	GPIO47_PUPD	<b>Bitwise CLR operation of GPIO47 PUPD</b> 0: Keep 1: CLR bits
14	<b>GPIO46</b>	GPIO46_PUPD	<b>Bitwise CLR operation of GPIO46 PUPD</b>

Bit(s)	Mnemonic	Name	Description
			0: Keep 1: CLR bits
13	<b>GPIO45</b>	GPIO45_PUPD	<b>Bitwise CLR operation of GPIO45 PUPD</b> 0: Keep 1: CLR bits
10	<b>GPIO42</b>	GPIO42_PUPD	<b>Bitwise CLR operation of GPIO42 PUPD</b> 0: Keep 1: CLR bits
9	<b>GPIO41</b>	GPIO41_PUPD	<b>Bitwise CLR operation of GPIO41 PUPD</b> 0: Keep 1: CLR bits
8	<b>GPIO40</b>	GPIO40_PUPD	<b>Bitwise CLR operation of GPIO40 PUPD</b> 0: Keep 1: CLR bits
7	<b>GPIO39</b>	GPIO39_PUPD	<b>Bitwise CLR operation of GPIO39 PUPD</b> 0: Keep 1: CLR bits
6	<b>GPIO38</b>	GPIO38_PUPD	<b>Bitwise CLR operation of GPIO38 PUPD</b> 0: Keep 1: CLR bits
5	<b>GPIO37</b>	GPIO37_PUPD	<b>Bitwise CLR operation of GPIO37 PUPD</b> 0: Keep 1: CLR bits
4	<b>GPIO36</b>	GPIO36_PUPD	<b>Bitwise CLR operation of GPIO36 PUPD</b> 0: Keep 1: CLR bits
3	<b>GPIO35</b>	GPIO35_PUPD	<b>Bitwise CLR operation of GPIO35 PUPD</b> 0: Keep 1: CLR bits
2	<b>GPIO34</b>	GPIO34_PUPD	<b>Bitwise CLR operation of GPIO34 PUPD</b> 0: Keep 1: CLR bits
1	<b>GPIO33</b>	GPIO33_PUPD	<b>Bitwise CLR operation of GPIO33 PUPD</b> 0: Keep 1: CLR bits
0	<b>GPIO32</b>	GPIO32_PUPD	<b>Bitwise CLR operation of GPIO32 PUPD</b> 0: Keep 1: CLR bits

A0020B00 <u>GPIO RESEN0</u> B83FF400																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	GPIO3 1		GPIO2 9	GPIO2 8	GPIO2 7	GPIO2 6					GPIO2 1	GPIO2 0	GPIO1 9	GPIO1 8	GPIO1 7	GPIO1 6
<b>Type</b>	RW		RW	RW	RW	RW					RW	RW	RW	RW	RW	RW
<b>Reset</b>	1		1	1	1	0					1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	GPIO1 5	GPIO1 4	GPIO1 3	GPIO1 2		GPIO1 0										
<b>Type</b>	RW	RW	RW	RW		RW										
<b>Reset</b>	1	1	1	1		1										

**Overview:** Configures GPIO R0 control

Bit(s)	Mnemonic	Name	Description
31	<b>GPIO31</b>	GPIO31_R0	<b>R0 for GPIO31</b> 0: Disable 1: Enable
29	<b>GPIO29</b>	GPIO29_R0	<b>R0 for GPIO29</b> 0: Disable 1: Enable
28	<b>GPIO28</b>	GPIO28_R0	<b>R0 for GPIO28</b> 0: Disable 1: Enable
27	<b>GPIO27</b>	GPIO27_R0	<b>R0 for GPIO27</b> 0: Disable 1: Enable
26	<b>GPIO26</b>	GPIO26_R0	<b>R0 for GPIO26</b> 0: Disable 1: Enable
21	<b>GPIO21</b>	GPIO21_R0	<b>R0 for GPIO21</b> 0: Disable 1: Enable
20	<b>GPIO20</b>	GPIO20_R0	<b>R0 for GPIO20</b> 0: Disable 1: Enable
19	<b>GPIO19</b>	GPIO19_R0	<b>R0 for GPIO19</b> 0: Disable 1: Enable
18	<b>GPIO18</b>	GPIO18_R0	<b>R0 for GPIO18</b> 0: Disable 1: Enable
17	<b>GPIO17</b>	GPIO17_R0	<b>R0 for GPIO17</b> 0: Disable 1: Enable
16	<b>GPIO16</b>	GPIO16_R0	<b>R0 for GPIO16</b> 0: Disable 1: Enable
15	<b>GPIO15</b>	GPIO15_R0	<b>R0 for GPIO15</b> 0: Disable 1: Enable
14	<b>GPIO14</b>	GPIO14_R0	<b>R0 for GPIO14</b> 0: Disable 1: Enable
13	<b>GPIO13</b>	GPIO13_R0	<b>R0 for GPIO13</b> 0: Disable 1: Enable
12	<b>GPIO12</b>	GPIO12_R0	<b>R0 for GPIO12</b> 0: Disable 1: Enable
10	<b>GPIO10</b>	GPIO10_R0	<b>R0 for GPIO10</b> 0: Disable 1: Enable

A0020B04 GPIO\_RESEN0 - GPIO R0 Control  
 0\_SET 

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO31		GPIO29	GPIO28	GPIO27	GPIO26					GPIO21	GPIO20	GPIO19	GPIO18	GPIO17	GPIO16
Type	WO		WO	WO	WO	WO					WO	WO	WO	WO	WO	WO
Reset	0		0	0	0	0					0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO15	GPIO14	GPIO13	GPIO12		GPIO10										
Type	WO	WO	WO	WO		WO										
Reset	0	0	0	0		0										

Overview: For bitwise access of GPIO\_RESEN0\_0

Bit(s)	Mnemonic	Name	Description
31	<b>GPIO31</b>	GPIO31_R0	<b>Bitwise SET operation of GPIO31 R0</b> 0: Keep 1: SET bits
29	<b>GPIO29</b>	GPIO29_R0	<b>Bitwise SET operation of GPIO29 R0</b> 0: Keep 1: SET bits
28	<b>GPIO28</b>	GPIO28_R0	<b>Bitwise SET operation of GPIO28 R0</b> 0: Keep 1: SET bits
27	<b>GPIO27</b>	GPIO27_R0	<b>Bitwise SET operation of GPIO27 R0</b> 0: Keep 1: SET bits
26	<b>GPIO26</b>	GPIO26_R0	<b>Bitwise SET operation of GPIO26 R0</b> 0: Keep 1: SET bits
21	<b>GPIO21</b>	GPIO21_R0	<b>Bitwise SET operation of GPIO21 R0</b> 0: Keep 1: SET bits
20	<b>GPIO20</b>	GPIO20_R0	<b>Bitwise SET operation of GPIO20 R0</b> 0: Keep 1: SET bits
19	<b>GPIO19</b>	GPIO19_R0	<b>Bitwise SET operation of GPIO19 R0</b> 0: Keep 1: SET bits
18	<b>GPIO18</b>	GPIO18_R0	<b>Bitwise SET operation of GPIO18 R0</b> 0: Keep 1: SET bits
17	<b>GPIO17</b>	GPIO17_R0	<b>Bitwise SET operation of GPIO17 R0</b> 0: Keep 1: SET bits
16	<b>GPIO16</b>	GPIO16_R0	<b>Bitwise SET operation of GPIO16 R0</b> 0: Keep 1: SET bits
15	<b>GPIO15</b>	GPIO15_R0	<b>Bitwise SET operation of GPIO15 R0</b> 0: Keep 1: SET bits

Bit(s)	Mnemonic	Name	Description
14	<b>GPIO14</b>	GPIO14_R0	<b>Bitwise SET operation of GPIO14 R0</b> 0: Keep 1: SET bits
13	<b>GPIO13</b>	GPIO13_R0	<b>Bitwise SET operation of GPIO13 R0</b> 0: Keep 1: SET bits
12	<b>GPIO12</b>	GPIO12_R0	<b>Bitwise SET operation of GPIO12 R0</b> 0: Keep 1: SET bits
10	<b>GPIO10</b>	GPIO10_R0	<b>Bitwise SET operation of GPIO10 R0</b> 0: Keep 1: SET bits

**A0020B08    GPIO\_RESEN0\_0\_CLR    GPIO R0 Control    00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	GPIO31		GPIO29	GPIO28	GPIO27	GPIO26					GPIO19	GPIO18	GPIO17	GPIO16		
<b>Type</b>	WO		WO	WO	WO	WO					WO	WO	WO	WO	WO	WO
<b>Reset</b>	0		0	0	0	0					0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	GPIO15	GPIO14	GPIO13	GPIO12		GPIO10										
<b>Type</b>	WO	WO	WO	WO		WO										
<b>Reset</b>	0	0	0	0		0										

**Overview:** For bitwise access of GPIO\_RESEN0\_0

Bit(s)	Mnemonic	Name	Description
31	<b>GPIO31</b>	GPIO31_R0	<b>Bitwise CLR operation of GPIO31 R0</b> 0: Keep 1: CLR bits
29	<b>GPIO29</b>	GPIO29_R0	<b>Bitwise CLR operation of GPIO29 R0</b> 0: Keep 1: CLR bits
28	<b>GPIO28</b>	GPIO28_R0	<b>Bitwise CLR operation of GPIO28 R0</b> 0: Keep 1: CLR bits
27	<b>GPIO27</b>	GPIO27_R0	<b>Bitwise CLR operation of GPIO27 R0</b> 0: Keep 1: CLR bits
26	<b>GPIO26</b>	GPIO26_R0	<b>Bitwise CLR operation of GPIO26 R0</b> 0: Keep 1: CLR bits
21	<b>GPIO21</b>	GPIO21_R0	<b>Bitwise CLR operation of GPIO21 R0</b> 0: Keep 1: CLR bits
20	<b>GPIO20</b>	GPIO20_R0	<b>Bitwise CLR operation of GPIO20 R0</b> 0: Keep 1: CLR bits
19	<b>GPIO19</b>	GPIO19_R0	<b>Bitwise CLR operation of GPIO19 R0</b>

Bit(s)	Mnemonic	Name	Description
18	<b>GPIO18</b>	GPIO18_R0	0: Keep 1: CLR bits <b>Bitwise CLR operation of GPIO18 R0</b>
17	<b>GPIO17</b>	GPIO17_R0	0: Keep 1: CLR bits <b>Bitwise CLR operation of GPIO17 R0</b>
16	<b>GPIO16</b>	GPIO16_R0	0: Keep 1: CLR bits <b>Bitwise CLR operation of GPIO16 R0</b>
15	<b>GPIO15</b>	GPIO15_R0	0: Keep 1: CLR bits <b>Bitwise CLR operation of GPIO15 R0</b>
14	<b>GPIO14</b>	GPIO14_R0	0: Keep 1: CLR bits <b>Bitwise CLR operation of GPIO14 R0</b>
13	<b>GPIO13</b>	GPIO13_R0	0: Keep 1: CLR bits <b>Bitwise CLR operation of GPIO13 R0</b>
12	<b>GPIO12</b>	GPIO12_R0	0: Keep 1: CLR bits <b>Bitwise CLR operation of GPIO12 R0</b>
10	<b>GPIO10</b>	GPIO10_R0	0: Keep 1: CLR bits <b>Bitwise CLR operation of GPIO10 R0</b>

A0020B10 GPIO RESEN0 1 GPIO R0 Control 0007A7FF

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													GPIO5	GPIO5	GPIO4	GPIO4
Type													RW	RW	RW	RW
Reset													0	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO4	GPIO4	GPIO4			GPIO4	GPIO4	GPIO4	GPIO3							
Type	RW	RW	RW			RW										
Reset	1	0	1			1	1	1	1	1	1	1	1	1	1	1

Overview: Configures GPIO R0 control

Bit(s)	Mnemonic	Name	Description
19	<b>GPIO51</b>	GPIO51_R0	<b>R0 for GPIO51</b> 0: Disable 1: Enable
18	<b>GPIO50</b>	GPIO50_R0	<b>R0 for GPIO50</b> 0: Disable 1: Enable
17	<b>GPIO49</b>	GPIO49_R0	<b>R0 for GPIO49</b> 0: Disable

Bit(s)	Mnemonic	Name	Description
16	<b>GPIO48</b>	GPIO48_R0	1: Enable <b>R0 for GPIO48</b> 0: Disable
15	<b>GPIO47</b>	GPIO47_R0	1: Enable <b>R0 for GPIO47</b> 0: Disable
14	<b>GPIO46</b>	GPIO46_R0	1: Enable <b>R0 for GPIO46</b> 0: Disable
13	<b>GPIO45</b>	GPIO45_R0	1: Enable <b>R0 for GPIO45</b> 0: Disable
10	<b>GPIO42</b>	GPIO42_R0	1: Enable <b>R0 for GPIO42</b> 0: Disable
9	<b>GPIO41</b>	GPIO41_R0	1: Enable <b>R0 for GPIO41</b> 0: Disable
8	<b>GPIO40</b>	GPIO40_R0	1: Enable <b>R0 for GPIO40</b> 0: Disable
7	<b>GPIO39</b>	GPIO39_R0	1: Enable <b>R0 for GPIO39</b> 0: Disable
6	<b>GPIO38</b>	GPIO38_R0	1: Enable <b>R0 for GPIO38</b> 0: Disable
5	<b>GPIO37</b>	GPIO37_R0	1: Enable <b>R0 for GPIO37</b> 0: Disable
4	<b>GPIO36</b>	GPIO36_R0	1: Enable <b>R0 for GPIO36</b> 0: Disable
3	<b>GPIO35</b>	GPIO35_R0	1: Enable <b>R0 for GPIO35</b> 0: Disable
2	<b>GPIO34</b>	GPIO34_R0	1: Enable <b>R0 for GPIO34</b> 0: Disable
1	<b>GPIO33</b>	GPIO33_R0	1: Enable <b>R0 for GPIO33</b> 0: Disable
0	<b>GPIO32</b>	GPIO32_R0	1: Enable <b>R0 for GPIO32</b> 0: Disable

A0020B14 GPIO RESEN0 - GPIO R0 Control 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
-----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Name														GPIO5 1	GPIO5 0	GPIO4 9	GPIO4 8
Type													WO	WO	WO	WO	
Reset													0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	GPIO4 7	GPIO4 6	GPIO4 5			GPIO4 2	GPIO4 1	GPIO4 0	GPIO3 9	GPIO3 8	GPIO3 7	GPIO3 6	GPIO3 5	GPIO3 4	GPIO3 3	GPIO3 2	
Type	WO	WO	WO			WO											
Reset	0	0	0			0	0	0	0	0	0	0	0	0	0	0	

Overview: For bitwise access of GPIO\_RESEN0\_1

Bit(s)	Mnemonic	Name	Description
19	<b>GPIO51</b>	GPIO51_R0	<b>Bitwise SET operation of GPIO51 R0</b> 0: Keep 1: SET bits
18	<b>GPIO50</b>	GPIO50_R0	<b>Bitwise SET operation of GPIO50 R0</b> 0: Keep 1: SET bits
17	<b>GPIO49</b>	GPIO49_R0	<b>Bitwise SET operation of GPIO49 R0</b> 0: Keep 1: SET bits
16	<b>GPIO48</b>	GPIO48_R0	<b>Bitwise SET operation of GPIO48 R0</b> 0: Keep 1: SET bits
15	<b>GPIO47</b>	GPIO47_R0	<b>Bitwise SET operation of GPIO47 R0</b> 0: Keep 1: SET bits
14	<b>GPIO46</b>	GPIO46_R0	<b>Bitwise SET operation of GPIO46 R0</b> 0: Keep 1: SET bits
13	<b>GPIO45</b>	GPIO45_R0	<b>Bitwise SET operation of GPIO45 R0</b> 0: Keep 1: SET bits
10	<b>GPIO42</b>	GPIO42_R0	<b>Bitwise SET operation of GPIO42 R0</b> 0: Keep 1: SET bits
9	<b>GPIO41</b>	GPIO41_R0	<b>Bitwise SET operation of GPIO41 R0</b> 0: Keep 1: SET bits
8	<b>GPIO40</b>	GPIO40_R0	<b>Bitwise SET operation of GPIO40 R0</b> 0: Keep 1: SET bits
7	<b>GPIO39</b>	GPIO39_R0	<b>Bitwise SET operation of GPIO39 R0</b> 0: Keep 1: SET bits
6	<b>GPIO38</b>	GPIO38_R0	<b>Bitwise SET operation of GPIO38 R0</b> 0: Keep 1: SET bits
5	<b>GPIO37</b>	GPIO37_R0	<b>Bitwise SET operation of GPIO37 R0</b> 0: Keep 1: SET bits
4	<b>GPIO36</b>	GPIO36_R0	<b>Bitwise SET operation of GPIO36 R0</b> 0: Keep

Bit(s)	Mnemonic	Name	Description
3	<b>GPIO35</b>	GPIO35_R0	1: SET bits <b>Bitwise SET operation of GPIO35 R0</b> 0: Keep 1: SET bits
2	<b>GPIO34</b>	GPIO34_R0	<b>Bitwise SET operation of GPIO34 R0</b> 0: Keep 1: SET bits
1	<b>GPIO33</b>	GPIO33_R0	<b>Bitwise SET operation of GPIO33 R0</b> 0: Keep 1: SET bits
0	<b>GPIO32</b>	GPIO32_R0	<b>Bitwise SET operation of GPIO32 R0</b> 0: Keep 1: SET bits

A0020B18 <u>GPIO RESEN0_1 CLR</u> GPIO R0 Control 00000000																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>													GPIO5	GPIO5	GPIO4	GPIO4
<b>Type</b>													1	0	9	8
<b>Reset</b>													WO	WO	WO	WO
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	GPIO4 7	GPIO4 6	GPIO4 5			GPIO4 2	GPIO4 1	GPIO4 0	GPIO3 9	GPIO3 8	GPIO3 7	GPIO3 6	GPIO3 5	GPIO3 4	GPIO3 3	GPIO3 2
<b>Type</b>	WO	WO	WO			WO										
<b>Reset</b>	0	0	0			0	0	0	0	0	0	0	0	0	0	0

**Overview:** For bitwise access of GPIO\_RESEN0\_1

Bit(s)	Mnemonic	Name	Description
19	<b>GPIO51</b>	GPIO51_R0	<b>Bitwise CLR operation of GPIO51 R0</b> 0: Keep 1: CLR bits
18	<b>GPIO50</b>	GPIO50_R0	<b>Bitwise CLR operation of GPIO50 R0</b> 0: Keep 1: CLR bits
17	<b>GPIO49</b>	GPIO49_R0	<b>Bitwise CLR operation of GPIO49 R0</b> 0: Keep 1: CLR bits
16	<b>GPIO48</b>	GPIO48_R0	<b>Bitwise CLR operation of GPIO48 R0</b> 0: Keep 1: CLR bits
15	<b>GPIO47</b>	GPIO47_R0	<b>Bitwise CLR operation of GPIO47 R0</b> 0: Keep 1: CLR bits
14	<b>GPIO46</b>	GPIO46_R0	<b>Bitwise CLR operation of GPIO46 R0</b> 0: Keep 1: CLR bits
13	<b>GPIO45</b>	GPIO45_R0	<b>Bitwise CLR operation of GPIO45 R0</b> 0: Keep 1: CLR bits

Bit(s)	Mnemonic	Name	Description
10	<b>GPIO42</b>	GPIO42_R0	<b>Bitwise CLR operation of GPIO42 R0</b> 0: Keep 1: CLR bits
9	<b>GPIO41</b>	GPIO41_R0	<b>Bitwise CLR operation of GPIO41 R0</b> 0: Keep 1: CLR bits
8	<b>GPIO40</b>	GPIO40_R0	<b>Bitwise CLR operation of GPIO40 R0</b> 0: Keep 1: CLR bits
7	<b>GPIO39</b>	GPIO39_R0	<b>Bitwise CLR operation of GPIO39 R0</b> 0: Keep 1: CLR bits
6	<b>GPIO38</b>	GPIO38_R0	<b>Bitwise CLR operation of GPIO38 R0</b> 0: Keep 1: CLR bits
5	<b>GPIO37</b>	GPIO37_R0	<b>Bitwise CLR operation of GPIO37 R0</b> 0: Keep 1: CLR bits
4	<b>GPIO36</b>	GPIO36_R0	<b>Bitwise CLR operation of GPIO36 R0</b> 0: Keep 1: CLR bits
3	<b>GPIO35</b>	GPIO35_R0	<b>Bitwise CLR operation of GPIO35 R0</b> 0: Keep 1: CLR bits
2	<b>GPIO34</b>	GPIO34_R0	<b>Bitwise CLR operation of GPIO34 R0</b> 0: Keep 1: CLR bits
1	<b>GPIO33</b>	GPIO33_R0	<b>Bitwise CLR operation of GPIO33 R0</b> 0: Keep 1: CLR bits
0	<b>GPIO32</b>	GPIO32_R0	<b>Bitwise CLR operation of GPIO32 R0</b> 0: Keep 1: CLR bits

A0020B20 <u>GPIO RESEN1</u> GPIO R1 Control      00000000																
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	GPIO31		GPIO29	GPIO28	GPIO27	GPIO26					GPIO21	GPIO20	GPIO19	GPIO18	GPIO17	GPIO16
<b>Type</b>	RW		RW	RW	RW	RW					RW	RW	RW	RW	RW	RW
<b>Reset</b>	0		0	0	0	0					0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	GPIO5	GPIO4	GPIO3	GPIO2		GPIO10										
<b>Type</b>	RW	RW	RW	RW		RW										
<b>Reset</b>	0	0	0	0		0										

**Overview:** Configures GPIO R1 control

Bit(s)	Mnemonic	Name	Description
31	<b>GPIO31</b>	GPIO31_R1	R1 for GPIO31

Bit(s)	Mnemonic	Name	Description
			0: Disable 1: Enable
29	<b>GPIO29</b>	GPIO29_R1	<b>R1 for GPIO29</b> 0: Disable 1: Enable
28	<b>GPIO28</b>	GPIO28_R1	<b>R1 for GPIO28</b> 0: Disable 1: Enable
27	<b>GPIO27</b>	GPIO27_R1	<b>R1 for GPIO27</b> 0: Disable 1: Enable
26	<b>GPIO26</b>	GPIO26_R1	<b>R1 for GPIO26</b> 0: Disable 1: Enable
21	<b>GPIO21</b>	GPIO21_R1	<b>R1 for GPIO21</b> 0: Disable 1: Enable
20	<b>GPIO20</b>	GPIO20_R1	<b>R1 for GPIO20</b> 0: Disable 1: Enable
19	<b>GPIO19</b>	GPIO19_R1	<b>R1 for GPIO19</b> 0: Disable 1: Enable
18	<b>GPIO18</b>	GPIO18_R1	<b>R1 for GPIO18</b> 0: Disable 1: Enable
17	<b>GPIO17</b>	GPIO17_R1	<b>R1 for GPIO17</b> 0: Disable 1: Enable
16	<b>GPIO16</b>	GPIO16_R1	<b>R1 for GPIO16</b> 0: Disable 1: Enable
15	<b>GPIO15</b>	GPIO15_R1	<b>R1 for GPIO15</b> 0: Disable 1: Enable
14	<b>GPIO14</b>	GPIO14_R1	<b>R1 for GPIO14</b> 0: Disable 1: Enable
13	<b>GPIO13</b>	GPIO13_R1	<b>R1 for GPIO13</b> 0: Disable 1: Enable
12	<b>GPIO12</b>	GPIO12_R1	<b>R1 for GPIO12</b> 0: Disable 1: Enable
10	<b>GPIO10</b>	GPIO10_R1	<b>R1 for GPIO10</b> 0: Disable 1: Enable

A0020B24 GPIO RESEN1 0 SET - GPIO R1 Control 00000000

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	GPIO31		GPIO29	GPIO28	GPIO27	GPIO26					GPIO21	GPIO20	GPIO19	GPIO18	GPIO17	GPIO16
<b>Type</b>	WO		WO	WO	WO	WO					WO	WO	WO	WO	WO	WO
<b>Reset</b>	0		0	0	0	0					0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	GPIO15	GPIO14	GPIO13	GPIO12		GPIO10										
<b>Type</b>	WO	WO	WO	WO		WO										
<b>Reset</b>	0	0	0	0		0										

**Overview:** For bitwise access of GPIO\_RESEN1\_0

Bit(s)	Mnemonic	Name	Description
31	<b>GPIO31</b>	GPIO31_R1	<b>Bitwise SET operation of GPIO31 R1</b> 0: Keep 1: SET bits
29	<b>GPIO29</b>	GPIO29_R1	<b>Bitwise SET operation of GPIO29 R1</b> 0: Keep 1: SET bits
28	<b>GPIO28</b>	GPIO28_R1	<b>Bitwise SET operation of GPIO28 R1</b> 0: Keep 1: SET bits
27	<b>GPIO27</b>	GPIO27_R1	<b>Bitwise SET operation of GPIO27 R1</b> 0: Keep 1: SET bits
26	<b>GPIO26</b>	GPIO26_R1	<b>Bitwise SET operation of GPIO26 R1</b> 0: Keep 1: SET bits
21	<b>GPIO21</b>	GPIO21_R1	<b>Bitwise SET operation of GPIO21 R1</b> 0: Keep 1: SET bits
20	<b>GPIO20</b>	GPIO20_R1	<b>Bitwise SET operation of GPIO20 R1</b> 0: Keep 1: SET bits
19	<b>GPIO19</b>	GPIO19_R1	<b>Bitwise SET operation of GPIO19 R1</b> 0: Keep 1: SET bits
18	<b>GPIO18</b>	GPIO18_R1	<b>Bitwise SET operation of GPIO18 R1</b> 0: Keep 1: SET bits
17	<b>GPIO17</b>	GPIO17_R1	<b>Bitwise SET operation of GPIO17 R1</b> 0: Keep 1: SET bits
16	<b>GPIO16</b>	GPIO16_R1	<b>Bitwise SET operation of GPIO16 R1</b> 0: Keep 1: SET bits
15	<b>GPIO15</b>	GPIO15_R1	<b>Bitwise SET operation of GPIO15 R1</b> 0: Keep 1: SET bits
14	<b>GPIO14</b>	GPIO14_R1	<b>Bitwise SET operation of GPIO14 R1</b> 0: Keep 1: SET bits
13	<b>GPIO13</b>	GPIO13_R1	<b>Bitwise SET operation of GPIO13 R1</b>

Bit(s)	Mnemonic	Name	Description
12	<b>GPIO12</b>	GPIO12_R1	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO12 R1</b>
10	<b>GPIO10</b>	GPIO10_R1	0: Keep 1: SET bits <b>Bitwise SET operation of GPIO10 R1</b>
			0: Keep 1: SET bits

<b>A0020B28      GPIO RESEN1_0 CLR      GPIO R1 Control</b>																<b>00000000</b>				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
<b>Name</b>	GPIO31		GPIO29	GPIO28	GPIO27	GPIO26					GPIO21	GPIO20	GPIO19	GPIO18	GPIO17	GPIO16				
<b>Type</b>	WO		WO	WO	WO	WO					WO	WO	WO	WO	WO	WO				
<b>Reset</b>	0		0	0	0	0					0	0	0	0	0	0				
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
<b>Name</b>	GPIO15	GPIO14	GPIO13	GPIO12	GPIO11	GPIO10	GPIO9	GPIO8	GPIO7	GPIO6	GPIO5	GPIO4	GPIO3	GPIO2	GPIO1	GPIO0				
<b>Type</b>	WO	WO	WO	WO			WO													
<b>Reset</b>	0	0	0	0		0														

**Overview:** For bitwise access of GPIO\_RESEN1\_0

Bit(s)	Mnemonic	Name	Description
31	<b>GPIO31</b>	GPIO31_R1	<b>Bitwise CLR operation of GPIO31 R1</b> 0: Keep 1: CLR bits
29	<b>GPIO29</b>	GPIO29_R1	<b>Bitwise CLR operation of GPIO29 R1</b> 0: Keep 1: CLR bits
28	<b>GPIO28</b>	GPIO28_R1	<b>Bitwise CLR operation of GPIO28 R1</b> 0: Keep 1: CLR bits
27	<b>GPIO27</b>	GPIO27_R1	<b>Bitwise CLR operation of GPIO27 R1</b> 0: Keep 1: CLR bits
26	<b>GPIO26</b>	GPIO26_R1	<b>Bitwise CLR operation of GPIO26 R1</b> 0: Keep 1: CLR bits
21	<b>GPIO21</b>	GPIO21_R1	<b>Bitwise CLR operation of GPIO21 R1</b> 0: Keep 1: CLR bits
20	<b>GPIO20</b>	GPIO20_R1	<b>Bitwise CLR operation of GPIO20 R1</b> 0: Keep 1: CLR bits
19	<b>GPIO19</b>	GPIO19_R1	<b>Bitwise CLR operation of GPIO19 R1</b> 0: Keep 1: CLR bits
18	<b>GPIO18</b>	GPIO18_R1	<b>Bitwise CLR operation of GPIO18 R1</b> 0: Keep

Bit(s)	Mnemonic	Name	Description
17	<b>GPIO17</b>	GPIO17_R1	1: CLR bits <b>Bitwise CLR operation of GPIO17 R1</b> 0: Keep 1: CLR bits
16	<b>GPIO16</b>	GPIO16_R1	0: Keep <b>Bitwise CLR operation of GPIO16 R1</b> 1: CLR bits
15	<b>GPIO15</b>	GPIO15_R1	0: Keep <b>Bitwise CLR operation of GPIO15 R1</b> 1: CLR bits
14	<b>GPIO14</b>	GPIO14_R1	0: Keep <b>Bitwise CLR operation of GPIO14 R1</b> 1: CLR bits
13	<b>GPIO13</b>	GPIO13_R1	0: Keep <b>Bitwise CLR operation of GPIO13 R1</b> 1: CLR bits
12	<b>GPIO12</b>	GPIO12_R1	0: Keep <b>Bitwise CLR operation of GPIO12 R1</b> 1: CLR bits
10	<b>GPIO10</b>	GPIO10_R1	0: Keep <b>Bitwise CLR operation of GPIO10 R1</b> 1: CLR bits

A0020B30 GPIO RESEN1 - GPIO R1 Control 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													GPIO5	GPIO5	GPIO4	GPIO4
Type													RW	RW	RW	RW
Reset													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO4 7	GPIO4 6	GPIO4 5			GPIO4 2	GPIO4 1	GPIO4 0	GPIO3 9	GPIO3 8	GPIO3 7	GPIO3 6	GPIO3 5	GPIO3 4	GPIO3 3	GPIO3 2
Type	RW	RW	RW			RW										
Reset	0	0	0			0	0	0	0	0	0	0	0	0	0	0

Overview: Configures GPIO R1 control

Bit(s)	Mnemonic	Name	Description
19	<b>GPIO51</b>	GPIO51_R1	<b>R1 for GPIO51</b> 0: Disable 1: Enable
18	<b>GPIO50</b>	GPIO50_R1	<b>R1 for GPIO50</b> 0: Disable 1: Enable
17	<b>GPIO49</b>	GPIO49_R1	<b>R1 for GPIO49</b> 0: Disable 1: Enable
16	<b>GPIO48</b>	GPIO48_R1	<b>R1 for GPIO48</b> 0: Disable 1: Enable

Bit(s)	Mnemonic	Name	Description
15	<b>GPIO47</b>	GPIO47_R1	<b>R1 for GPIO47</b> 0: Disable 1: Enable
14	<b>GPIO46</b>	GPIO46_R1	<b>R1 for GPIO46</b> 0: Disable 1: Enable
13	<b>GPIO45</b>	GPIO45_R1	<b>R1 for GPIO45</b> 0: Disable 1: Enable
10	<b>GPIO42</b>	GPIO42_R1	<b>R1 for GPIO42</b> 0: Disable 1: Enable
9	<b>GPIO41</b>	GPIO41_R1	<b>R1 for GPIO41</b> 0: Disable 1: Enable
8	<b>GPIO40</b>	GPIO40_R1	<b>R1 for GPIO40</b> 0: Disable 1: Enable
7	<b>GPIO39</b>	GPIO39_R1	<b>R1 for GPIO39</b> 0: Disable 1: Enable
6	<b>GPIO38</b>	GPIO38_R1	<b>R1 for GPIO38</b> 0: Disable 1: Enable
5	<b>GPIO37</b>	GPIO37_R1	<b>R1 for GPIO37</b> 0: Disable 1: Enable
4	<b>GPIO36</b>	GPIO36_R1	<b>R1 for GPIO36</b> 0: Disable 1: Enable
3	<b>GPIO35</b>	GPIO35_R1	<b>R1 for GPIO35</b> 0: Disable 1: Enable
2	<b>GPIO34</b>	GPIO34_R1	<b>R1 for GPIO34</b> 0: Disable 1: Enable
1	<b>GPIO33</b>	GPIO33_R1	<b>R1 for GPIO33</b> 0: Disable 1: Enable
0	<b>GPIO32</b>	GPIO32_R1	<b>R1 for GPIO32</b> 0: Disable 1: Enable

<u>A0020B34    GPIO RESEN1    GPIO R1 Control</u>															00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name													GPIO5	GPIO5	GPIO4	GPIO4		
Type													WO	WO	WO	WO		
Reset													0	0	0	0		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

Name	GPIO4 7	GPIO4 6	GPIO4 5			GPIO4 2	GPIO4 1	GPIO4 0	GPIO3 9	GPIO3 8	GPIO3 7	GPIO3 6	GPIO3 5	GPIO3 4	GPIO3 3	GPIO3 2
Type	WO	WO	WO			WO										
Reset	0	0	0			0	0	0	0	0	0	0	0	0	0	0

Overview: For bitwise access of GPIO\_RESEN1\_1

Bit(s)	Mnemonic	Name	Description
19	<b>GPIO51</b>	GPIO51_R1	<b>Bitwise SET operation of GPIO51 R1</b> 0: Keep 1: SET bits
18	<b>GPIO50</b>	GPIO50_R1	<b>Bitwise SET operation of GPIO50 R1</b> 0: Keep 1: SET bits
17	<b>GPIO49</b>	GPIO49_R1	<b>Bitwise SET operation of GPIO49 R1</b> 0: Keep 1: SET bits
16	<b>GPIO48</b>	GPIO48_R1	<b>Bitwise SET operation of GPIO48 R1</b> 0: Keep 1: SET bits
15	<b>GPIO47</b>	GPIO47_R1	<b>Bitwise SET operation of GPIO47 R1</b> 0: Keep 1: SET bits
14	<b>GPIO46</b>	GPIO46_R1	<b>Bitwise SET operation of GPIO46 R1</b> 0: Keep 1: SET bits
13	<b>GPIO45</b>	GPIO45_R1	<b>Bitwise SET operation of GPIO45 R1</b> 0: Keep 1: SET bits
10	<b>GPIO42</b>	GPIO42_R1	<b>Bitwise SET operation of GPIO42 R1</b> 0: Keep 1: SET bits
9	<b>GPIO41</b>	GPIO41_R1	<b>Bitwise SET operation of GPIO41 R1</b> 0: Keep 1: SET bits
8	<b>GPIO40</b>	GPIO40_R1	<b>Bitwise SET operation of GPIO40 R1</b> 0: Keep 1: SET bits
7	<b>GPIO39</b>	GPIO39_R1	<b>Bitwise SET operation of GPIO39 R1</b> 0: Keep 1: SET bits
6	<b>GPIO38</b>	GPIO38_R1	<b>Bitwise SET operation of GPIO38 R1</b> 0: Keep 1: SET bits
5	<b>GPIO37</b>	GPIO37_R1	<b>Bitwise SET operation of GPIO37 R1</b> 0: Keep 1: SET bits
4	<b>GPIO36</b>	GPIO36_R1	<b>Bitwise SET operation of GPIO36 R1</b> 0: Keep 1: SET bits
3	<b>GPIO35</b>	GPIO35_R1	<b>Bitwise SET operation of GPIO35 R1</b> 0: Keep 1: SET bits

Bit(s)	Mnemonic	Name	Description
2	<b>GPIO34</b>	GPIO34_R1	<b>Bitwise SET operation of GPIO34 R1</b> 0: Keep 1: SET bits
1	<b>GPIO33</b>	GPIO33_R1	<b>Bitwise SET operation of GPIO33 R1</b> 0: Keep 1: SET bits
0	<b>GPIO32</b>	GPIO32_R1	<b>Bitwise SET operation of GPIO32 R1</b> 0: Keep 1: SET bits

A0020B38 GPIO RESEN1\_1 CLR - GPIO R1 Control 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>													<b>GPIO5</b>	<b>GPIO5</b>	<b>GPIO4</b>	<b>GPIO4</b>
<b>Type</b>													1	0	9	8
<b>Reset</b>													WO	WO	WO	WO
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	GPIO4 7	GPIO4 6	GPIO4 5			GPIO4 2	GPIO4 1	GPIO4 0	GPIO3 9	GPIO3 8	GPIO3 7	GPIO3 6	GPIO3 5	GPIO3 4	GPIO3 3	GPIO3 2
<b>Type</b>	WO	WO	WO			WO	WO	WO	WO							
<b>Reset</b>	0	0	0			0	0	0	0	0	0	0	0	0	0	0

**Overview:** For bitwise access of GPIO\_RESEN1\_1

Bit(s)	Mnemonic	Name	Description
19	<b>GPIO51</b>	GPIO51_R1	<b>Bitwise CLR operation of GPIO51 R1</b> 0: Keep 1: CLR bits
18	<b>GPIO50</b>	GPIO50_R1	<b>Bitwise CLR operation of GPIO50 R1</b> 0: Keep 1: CLR bits
17	<b>GPIO49</b>	GPIO49_R1	<b>Bitwise CLR operation of GPIO49 R1</b> 0: Keep 1: CLR bits
16	<b>GPIO48</b>	GPIO48_R1	<b>Bitwise CLR operation of GPIO48 R1</b> 0: Keep 1: CLR bits
15	<b>GPIO47</b>	GPIO47_R1	<b>Bitwise CLR operation of GPIO47 R1</b> 0: Keep 1: CLR bits
14	<b>GPIO46</b>	GPIO46_R1	<b>Bitwise CLR operation of GPIO46 R1</b> 0: Keep 1: CLR bits
13	<b>GPIO45</b>	GPIO45_R1	<b>Bitwise CLR operation of GPIO45 R1</b> 0: Keep 1: CLR bits
10	<b>GPIO42</b>	GPIO42_R1	<b>Bitwise CLR operation of GPIO42 R1</b> 0: Keep 1: CLR bits
9	<b>GPIO41</b>	GPIO41_R1	<b>Bitwise CLR operation of GPIO41 R1</b>

Bit(s)	Mnemonic	Name	Description
8	<b>GPIO40</b>	GPIO40_R1	0: Keep 1: CLR bits <b>Bitwise CLR operation of GPIO40 R1</b>
7	<b>GPIO39</b>	GPIO39_R1	0: Keep 1: CLR bits <b>Bitwise CLR operation of GPIO39 R1</b>
6	<b>GPIO38</b>	GPIO38_R1	0: Keep 1: CLR bits <b>Bitwise CLR operation of GPIO38 R1</b>
5	<b>GPIO37</b>	GPIO37_R1	0: Keep 1: CLR bits <b>Bitwise CLR operation of GPIO37 R1</b>
4	<b>GPIO36</b>	GPIO36_R1	0: Keep 1: CLR bits <b>Bitwise CLR operation of GPIO36 R1</b>
3	<b>GPIO35</b>	GPIO35_R1	0: Keep 1: CLR bits <b>Bitwise CLR operation of GPIO35 R1</b>
2	<b>GPIO34</b>	GPIO34_R1	0: Keep 1: CLR bits <b>Bitwise CLR operation of GPIO34 R1</b>
1	<b>GPIO33</b>	GPIO33_R1	0: Keep 1: CLR bits <b>Bitwise CLR operation of GPIO33 R1</b>
0	<b>GPIO32</b>	GPIO32_R1	0: Keep 1: CLR bits <b>Bitwise CLR operation of GPIO32 R1</b>

KeyPad

KCOL0-4

PUPD	R1	R0	WEAK PULL UP/DOWN STATE
0	0	0	Disable both resistors
0	0	1	PU-36K ohms
0	1	0	PU-1200K ohms
0	1	1	PU- 1200K//36K ohms
1	0	0	Disable both resistors
1	0	1	PD-36K ohms
1	1	0	PD-1200K ohms
1	1	1	PD- 1200K//36K ohms

KROW0-4

PUPD	R1	R0	WEAK PULL UP/DOWN STATE
0	0	0	Disable both resistors
0	0	1	PU-36K ohms
0	1	0	PU-1K ohms

PUPD	R1	R0	WEAK PULL UP/DOWN STATE
0	1	1	PU- 1K//36K ohms
1	0	0	Disable both resistors
1	0	1	PD-36K ohms
1	1	0	PD-1K ohms
1	1	1	PD- 1K//36K ohms

URXD:

CMCPDN/CMCSD0/CMCSD1/CMMCLK  
MCCK/MCCM0/MCDA0/MCDA1/MCDA2/MCDA3  
LSRSTB/LSCE\_B/LSCK/LSDA/LSA0/LPTE

RESETB:

PUPD	R1	R0	WEAK PULL UP/DOWN STATE
0	0	0	Disable both resistors
0	0	1	PU-47K ohms
0	1	0	PU-47K ohms
0	1	1	PU- 23.5K ohms
1	0	0	Disable both resistors
1	0	1	PD-47K ohms
1	1	0	PD-47K ohms
1	1	1	PD- 23.5K ohms

 A0020C00    GPIO\_MODE0    GPIO Mode Control    00000000 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					GPIO7				GPIO6				GPIO5			GPIO4
Type					RW				RW				RW			RW
Reset		0	0	0		0	0	0		0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					GPIO3				GPIO2				GPIO1			GPIO0
Type					RW				RW				RW			RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview: Configures GPIO aux. mode

Bit(s)	Mnemonic	Name	Description
30:28		GPIO7	<b>Aux. mode of GPIO_7</b> 0: GPIO7 (IO) 1: EINT6 (I) 2: Reserved 3: BPI_BUS5 (O) 4: Reserved 5: Reserved 6: Reserved 7: Reserved
26:24		GPIO6	<b>Aux. mode of GPIO_6</b> 0: GPIO6 (IO) 1: EINT5 (I)

Bit(s)	Mnemonic	Name	Description
22:20	GPIO5		<p>2: MCINS (I) 3: BPI_BUS4 (O) 4: Reserved 5: Reserved 6: Reserved 7: Reserved</p> <p><b>Aux. mode of GPIO_5</b></p> <p>0: GPIO5 (IO) 1: EINT4 (I) 2: Reserved 3: BPI_BUS3 (O) 4: Reserved 5: Reserved 6: Reserved 7: Reserved</p>
18:16	GPIO4		<p><b>Aux. mode of GPIO_4</b></p> <p>0: GPIO4 (IO) 1: EINT3 (I) 2: Reserved 3: Reserved 4: U1RTS (O) 5: Reserved 6: Reserved 7: Reserved</p>
15:12	GPIO3		<p><b>Aux. mode of GPIO_3</b></p> <p>0: GPIO3 (IO) 1: MCINS (I) 2: YM (AIO) 3: Reserved 4: PWM1 (O) 5: CMCS1 (I) 6: EDICK (O) 7: JTDO (O) 8: BTJTDO (O) 9: FMJTDO (O)</p>
11:8	GPIO2		<p><b>Aux. mode of GPIO_2</b></p> <p>0: GPIO2 (IO) 1: EINT2 (I) 2: YP (AIO) 3: GPSFSYNC (O) 4: PWM0 (O) 5: CMCS0 (I) 6: EDIWS (O) 7: JTRST_B (I) 8: BTJTRSTB (I) 9: FMJTRSTB (I)</p>
7:4	GPIO1		<p><b>Aux. mode of GPIO_1</b></p> <p>0: GPIO1 (IO) 1: EINT1 (I) 2: XM (AIO) 3: U3TXD (O) 4: U1CTS (I) 5: CMMCLK (O) 6: EDIDI (I) 7: JTMS (I) 8: BTJTMS (I) 9: FMJTMS (I)</p>
3:0	GPIO0		<p><b>Aux. mode of GPIO_0</b></p> <p>0: GPIO0 (IO)</p>

Bit(s)	Mnemonic	Name	Description
			1: EINT0 (I) 2: XP (AIO) 3: U3RXD (I) 4: CMCS2 (I) 5: CMCSK (I) 6: EDIDO (O) 7: JTDX (I) 8: BTJTDX (I) 9: FMJTDX (I)

<b>A0020C04    GPIO_MODE0_SET    GPIO Mode Control</b>																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>GPIO7</b>				<b>GPIO6</b>				<b>GPIO5</b>				<b>GPIO4</b>			
<b>Type</b>	WO															
<b>Reset</b>	0	0	0		0	0	0		0	0	0		0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>GPIO3</b>				<b>GPIO2</b>				<b>GPIO1</b>				<b>GPIO0</b>			
<b>Type</b>	WO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview:** For bitwise access of GPIO\_MODE0

Bit(s)	Mnemonic	Name	Description
30:28		<b>GPIO7</b>	<b>Bitwise SET operation for Aux. mode of GPIO_7</b> 0: Keep 1: SET bits
26:24		<b>GPIO6</b>	<b>Bitwise SET operation for Aux. mode of GPIO_6</b> 0: Keep 1: SET bits
22:20		<b>GPIO5</b>	<b>Bitwise SET operation for Aux. mode of GPIO_5</b> 0: Keep 1: SET bits
18:16		<b>GPIO4</b>	<b>Bitwise SET operation for Aux. mode of GPIO_4</b> 0: Keep 1: SET bits
15:12		<b>GPIO3</b>	<b>Bitwise SET operation for Aux. mode of GPIO_3</b> 0: Keep 1: SET bits
11:8		<b>GPIO2</b>	<b>Bitwise SET operation for Aux. mode of GPIO_2</b> 0: Keep 1: SET bits
7:4		<b>GPIO1</b>	<b>Bitwise SET operation for Aux. mode of GPIO_1</b> 0: Keep 1: SET bits
3:0		<b>GPIO0</b>	<b>Bitwise SET operation for Aux. mode of GPIO_0</b> 0: Keep 1: SET bits

A0020C08 GPIO\_MODE0 GPIO Mode Control  
 CLR 

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO7			GPIO6			GPIO5			GPIO4						
Type	WO			WO			WO			WO			WO			
Reset	0	0	0		0	0	0		0	0	0		0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO3			GPIO2			GPIO1			GPIO0						
Type	WO			WO			WO			WO			WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview: For bitwise access of GPIO\_MODE0

Bit(s)	Mnemonic	Name	Description
30:28		GPIO7	Bitwise CLR operation for Aux. mode of GPIO_7 0: Keep 1: CLR bits
26:24		GPIO6	Bitwise CLR operation for Aux. mode of GPIO_6 0: Keep 1: CLR bits
22:20		GPIO5	Bitwise CLR operation for Aux. mode of GPIO_5 0: Keep 1: CLR bits
18:16		GPIO4	Bitwise CLR operation for Aux. mode of GPIO_4 0: Keep 1: CLR bits
15:12		GPIO3	Bitwise CLR operation for Aux. mode of GPIO_3 0: Keep 1: CLR bits
11:8		GPIO2	Bitwise CLR operation for Aux. mode of GPIO_2 0: Keep 1: CLR bits
7:4		GPIO1	Bitwise CLR operation for Aux. mode of GPIO_1 0: Keep 1: CLR bits
3:0		GPIO0	Bitwise CLR operation for Aux. mode of GPIO_0 0: Keep 1: CLR bits

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO15			GPIO14			GPIO13			GPIO12						
Type	RW			RW			RW			RW			RW			
Reset	0	0	0		0	0	0		0	0	0		0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO11			GPIO10			GPIO9			GPIO8						
Type	RW			RW			RW			RW			RW			
Reset	0	0	1		0	0	1		0	0	0		0	0	0	0

Overview: Configures GPIO aux. mode

Bit(s)	Mnemonic	Name	Description
30:28		GPIO15	<b>Aux. mode of GPIO_15</b> 0: GPIO15 (IO) 1: KCOL1 (IO) 2: GPSFSYNC (O) 3: U1CTS (I) 4: FMJTCK (I) 5: JTCK (I) 6: BTJTCK (I) 7: Reserved
26:24		GPIO14	<b>Aux. mode of GPIO_14</b> 0: GPIO14 (IO) 1: KCOL2 (IO) 2: EINT12 (I) 3: U1RTS (I) 4: Reserved 5: Reserved 6: Reserved 7: Reserved
22:20		GPIO13	<b>Aux. mode of GPIO_13</b> 0: GPIO13 (IO) 1: KCOL3 (IO) 2: EINT11 (I) 3: PWM0 (O) 4: FMJTMS (I) 5: JTMS (I) 6: BTJTMS (I) 7: Reserved
18:16		GPIO12	<b>Aux. mode of GPIO_12</b> 0: GPIO12 (IO) 1: KCOL4 (IO) 2: U2RXD (I) 3: EDIDI (I) 4: FMJTDI (I) 5: JTDI (I) 6: BTJTDI (I) 7: Reserved
14:12		GPIO11	<b>Aux. mode of GPIO_11</b> 0: GPIO11 (IO) 1: U1TXD (O) 2: CMPDN (O) 3: EINT10 (I) 4: Reserved 5: Reserved 6: Reserved 7: Reserved
10:8		GPIO10	<b>Aux. mode of GPIO_10</b> 0: GPIO10 (IO) 1: U1RXD (I) 2: CMRST (O) 3: EINT9 (I) 4: MCINS (I) 5: Reserved 6: Reserved 7: Reserved
6:4		GPIO9	<b>Aux. mode of GPIO_9</b> 0: GPIO9 (IO) 1: EINT8 (I) 2: SDA (IO)

Bit(s)	Mnemonic	Name	Description
2:0	GPIO8		3: Reserved 4: Reserved 5: Reserved 6: Reserved 7: Reserved
			<b>Aux. mode of GPIO_8</b> 0: GPIO8 (IO) 1: EINT7 (I) 2: SCL (IO) 3: Reserved 4: Reserved 5: Reserved 6: Reserved 7: Reserved

<b>A0020C14    <u>GPIO_MODE1</u>    GPIO Mode Control SET</b>																<b>00000000</b>
<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>GPIO15</b>				<b>GPIO14</b>				<b>GPIO13</b>				<b>GPIO12</b>			
<b>Type</b>	WO															
<b>Reset</b>	0	0	0		0	0	0		0	0	0		0	0	0	
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>GPIO11</b>				<b>GPIO10</b>				<b>GPIO9</b>				<b>GPIO8</b>			
<b>Type</b>	WO															
<b>Reset</b>	0	0	0		0	0	0		0	0	0		0	0	0	

**Overview:** For bitwise access of GPIO\_MODE1

Bit(s)	Mnemonic	Name	Description
30:28	GPIO15		<b>Bitwise SET operation for Aux. mode of KCOL1</b> 0: Keep 1: SET bits
26:24	GPIO14		<b>Bitwise SET operation for Aux. mode of KCOL2</b> 0: Keep 1: SET bits
22:20	GPIO13		<b>Bitwise SET operation for Aux. mode of KCOL3</b> 0: Keep 1: SET bits
18:16	GPIO12		<b>Bitwise SET operation for Aux. mode of KCOL4</b> 0: Keep 1: SET bits
14:12	GPIO11		<b>Bitwise SET operation for Aux. mode of UTXD1</b> 0: Keep 1: SET bits
10:8	GPIO10		<b>Bitwise SET operation for Aux. mode of URXD1</b> 0: Keep 1: SET bits
6:4	GPIO9		<b>Bitwise SET operation for Aux. mode of GPIO_9</b> 0: Keep 1: SET bits
2:0	GPIO8		<b>Bitwise SET operation for Aux. mode of GPIO_8</b> 0: Keep

Bit(s)	Mnemonic	Name	Description
			1: SET bits

**A0020C18    GPIO\_MODE1    GPIO Mode Control**    **00000000**  
CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>					<b>GPIO15</b>				<b>GPIO14</b>				<b>GPIO13</b>			<b>GPIO12</b>
<b>Type</b>					WO				WO				WO			WO
<b>Reset</b>		0	0	0		0	0	0		0	0	0		0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>					<b>GPIO11</b>				<b>GPIO10</b>				<b>GPIO9</b>			<b>GPIO8</b>
<b>Type</b>					WO				WO				WO			WO
<b>Reset</b>		0	0	0		0	0	0		0	0	0		0	0	0

**Overview:** For bitwise access of GPIO\_MODE1

Bit(s)	Mnemonic	Name	Description
30:28		<b>GPIO15</b>	<b>Bitwise CLR operation for Aux. mode of KCOL1</b> 0: Keep 1: CLR bits
26:24		<b>GPIO14</b>	<b>Bitwise CLR operation for Aux. mode of KCOL2</b> 0: Keep 1: CLR bits
22:20		<b>GPIO13</b>	<b>Bitwise CLR operation for Aux. mode of KCOL3</b> 0: Keep 1: CLR bits
18:16		<b>GPIO12</b>	<b>Bitwise CLR operation for Aux. mode of KCOL4</b> 0: Keep 1: CLR bits
14:12		<b>GPIO11</b>	<b>Bitwise CLR operation for Aux. mode of UTXD1</b> 0: Keep 1: CLR bits
10:8		<b>GPIO10</b>	<b>Bitwise CLR operation for Aux. mode of URXD1</b> 0: Keep 1: CLR bits
6:4		<b>GPIO9</b>	<b>Bitwise CLR operation for Aux. mode of GPIO_9</b> 0: Keep 1: CLR bits
2:0		<b>GPIO8</b>	<b>Bitwise CLR operation for Aux. mode of GPIO_8</b> 0: Keep 1: CLR bits

**A0020C20    GPIO\_MODE2    GPIO Mode Control**    **11000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>					<b>GPIO23</b>				<b>GPIO22</b>				<b>GPIO21</b>			<b>GPIO20</b>
<b>Type</b>					RW				RW				RW			RW
<b>Reset</b>		0	0	1		0	0	1		0	0	0		0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>					<b>GPIO19</b>				<b>GPIO18</b>				<b>GPIO17</b>			<b>GPIO16</b>
<b>Type</b>					RW				RW				RW			RW

Reset	0	0	0	0	0	0	0	0	0	0	0	0	0
-------	---	---	---	---	---	---	---	---	---	---	---	---	---

**Overview:** Configures GPIO aux. mode

Bit(s)	Mnemonic	Name	Description
30:28		GPIO23	<b>Aux. mode of GPIO_23</b> 0: GPIO23 (IO) 1: BPI_BUS1 (O) 2: Reserved 3: Reserved 4: Reserved 5: Reserved 6: Reserved 7: Reserved
26:24		GPIO22	<b>Aux. mode of GPIO_22</b> 0: GPIO22 (IO) 1: BPI_BUS2 (O) 2: Reserved 3: Reserved 4: Reserved 5: Reserved 6: Reserved 7: Reserved
22:20		GPIO21	<b>Aux. mode of GPIO_21</b> 0: GPIO21 (IO) 1: KROW0 (IO) 2: Reserved 3: Reserved 4: Reserved 5: MCINS (I) 6: BTDBGIN (I) 7: Reserved
18:16		GPIO20	<b>Aux. mode of GPIO_20</b> 0: GPIO20 (IO) 1: KROW1 (IO) 2: EINT14 (I) 3: EDIDO (O) 4: BTPRI (IO) 5: JTRCK (O) 6: BTDBGACKN (O) 7: Reserved
14:12		GPIO19	<b>Aux. mode of GPIO_19</b> 0: GPIO19 (IO) 1: KROW2 (IO) 2: PWM1 (O) 3: EDIWS (O) 4: FMJTDO (O) 5: JTDO (O) 6: BTJTDO (O) 7: Reserved
10:8		GPIO18	<b>Aux. mode of GPIO_18</b> 0: GPIO18 (IO) 1: KROW3 (IO) 2: EINT13 (I) 3: CLKO0 (O) 4: FMJTRSTB (I) 5: JTRST_B (I) 6: BTJTRSTB (I) 7: Reserved

Bit(s)	Mnemonic	Name	Description
6:4		GPIO17	<b>Aux. mode of GPIO_17</b> 0: GPIO17 (IO) 1: KROW4 (IO) 2: U2TXD (O) 3: EDICK (O) 4: Reserved 5: Reserved 6: Reserved 7: Reserved
2:0		GPIO16	<b>Aux. mode of GPIO_16</b> 0: GPIO16 (IO) 1: KCOL0 (IO) 2: Reserved 3: Reserved 4: Reserved 5: Reserved 6: Reserved 7: Reserved

A0020C24 <u>GPIO_MODE2</u> GPIO Mode Control SET																00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name		<b>GPIO23</b>				<b>GPIO22</b>				<b>GPIO21</b>				<b>GPIO20</b>					
Type			WO																
Reset		0	0	0		0	0	0		0	0	0		0	0	0			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name		<b>GPIO19</b>				<b>GPIO18</b>				<b>GPIO17</b>				<b>GPIO16</b>					
Type			WO																
Reset		0	0	0		0	0	0		0	0	0		0	0	0			

**Overview:** For bitwise access of GPIO\_MODE2

Bit(s)	Mnemonic	Name	Description
30:28		GPIO23	<b>Bitwise SET operation for Aux. mode of BPI_BUS1</b> 0: Keep 1: SET bits
26:24		GPIO22	<b>Bitwise SET operation for Aux. mode of BPI_BUS2</b> 0: Keep 1: SET bits
22:20		GPIO21	<b>Bitwise SET operation for Aux. mode of KROW0</b> 0: Keep 1: SET bits
18:16		GPIO20	<b>Bitwise SET operation for Aux. mode of KROW1</b> 0: Keep 1: SET bits
14:12		GPIO19	<b>Bitwise SET operation for Aux. mode of KROW2</b> 0: Keep 1: SET bits
10:8		GPIO18	<b>Bitwise SET operation for Aux. mode of KROW3</b> 0: Keep 1: SET bits
6:4		GPIO17	<b>Bitwise SET operation for Aux. mode of KROW4</b>

Bit(s)	Mnemonic	Name	Description
2:0	GPIO16		0: Keep 1: SET bits <b>Bitwise SET operation for Aux. mode of KCOL0</b>
			0: Keep 1: SET bits

A0020C28 <u>GPIO_MODE2</u> GPIO Mode Control																00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	GPIO23			GPIO22			GPIO21			GPIO20							
Type	WO			WO			WO			WO						WO	
Reset	0 0 0			0 0 0			0 0 0			0 0 0						0 0 0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	GPIO19			GPIO18			GPIO17			GPIO16						WO	
Type	WO			WO			WO			WO						WO	
Reset	0 0 0			0 0 0			0 0 0			0 0 0						0 0 0	

Overview: For bitwise access of GPIO\_MODE2

Bit(s)	Mnemonic	Name	Description
30:28	GPIO23		<b>Bitwise CLR operation for Aux. mode of BPI_BUS1</b> 0: Keep 1: CLR bits
26:24	GPIO22		<b>Bitwise CLR operation for Aux. mode of BPI_BUS2</b> 0: Keep 1: CLR bits
22:20	GPIO21		<b>Bitwise CLR operation for Aux. mode of KROW0</b> 0: Keep 1: CLR bits
18:16	GPIO20		<b>Bitwise CLR operation for Aux. mode of KROW1</b> 0: Keep 1: CLR bits
14:12	GPIO19		<b>Bitwise CLR operation for Aux. mode of KROW2</b> 0: Keep 1: CLR bits
10:8	GPIO18		<b>Bitwise CLR operation for Aux. mode of KROW3</b> 0: Keep 1: CLR bits
6:4	GPIO17		<b>Bitwise CLR operation for Aux. mode of KROW4</b> 0: Keep 1: CLR bits
2:0	GPIO16		<b>Bitwise CLR operation for Aux. mode of KCOL0</b> 0: Keep 1: CLR bits

A0020C30 <u>GPIO_MODE3</u> GPIO Mode Control																00000001	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	GPIO31			GPIO30			GPIO29			GPIO28							
Type	RW			RW			RW			RW						RW	

<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
<b>Name</b>	<b>GPIO27</b>				<b>GPIO26</b>				<b>GPIO25</b>				<b>GPIO24</b>		
<b>Type</b>	RW				RW				RW				RW		
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

**Overview:** Configures GPIO aux. mode

Bit(s)	Mnemonic	Name	Description
30:28		GPIO31	<b>Aux. mode of GPIO_31</b> 0: GPIO31 (IO) 1: MCCK (O) 2: Reserved 3: Reserved 4: U2RXD (I) 5: Reserved 6: Reserved 7: Reserved
26:24		GPIO30	<b>Aux. mode of GPIO_30</b> 0: GPIO30 (IO) 1: CMCSK (I) 2: LPTE (I) 3: CMCS2 (I) 4: EINT16 (I) 5: Reserved 6: JTRCK (O) 7: Reserved
23:20		GPIO29	<b>Aux. mode of GPIO_29</b> 0: GPIO29 (IO) 1: CMMCLK (O) 2: LSA0DA1 (O) 3: DAISYNC (O) 4: SPIMISO (IO) 5: FMJTD0 (O) 6: JTDO (O) 7: Reserved 8: MC2DA0 (IO)
19:16		GPIO28	<b>Aux. mode of GPIO_28</b> 0: GPIO28 (IO) 1: CMCS1 (I) 2: LSDA1 (IO) 3: DAIPCMOUT (O) 4: SPIMOSI (IO) 5: FMJTRSTB (I) 6: JTRST_B (I) 7: Reserved 8: MC2CK (O)
15:12		GPIO27	<b>Aux. mode of GPIO_27</b> 0: GPIO27 (IO) 1: CMCS0 (I) 2: LSCE_B1 (O) 3: DAIPCMIN (I) 4: SPISCK (IO) 5: FMJTCK (I) 6: JTCK (I) 7: Reserved 8: MC2CM0 (O)
10:8		GPIO26	<b>Aux. mode of GPIO_26</b> 0: GPIO26 (IO)

Bit(s)	Mnemonic	Name	Description
6:4	GPIO25		1: CMPDN (O) 2: LSCK1 (O) 3: DAICLK (O) 4: SPICS (IO) 5: FMJTMS (I) 6: JTMS (I) 7: Reserved
2:0	GPIO24		<b>Aux. mode of GPIO_25</b> 0: GPIO25 (IO) 1: CMRST (O) 2: LSRSTB (O) 3: CLK01 (O) 4: EINT15 (I) 5: FMJTDI (I) 6: JTDI (I) 7: Reserved
			<b>Aux. mode of GPIO_24</b> 0: GPIO24 (IO) 1: BPI_BUS0 (O) 2: Reserved 3: Reserved 4: Reserved 5: Reserved 6: Reserved 7: Reserved

A0020C34 GPIO\_MODE3 GPIO Mode Control 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>GPIO31</b>				<b>GPIO30</b>				<b>GPIO29</b>				<b>GPIO28</b>			
<b>Type</b>	WO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>GPIO27</b>				<b>GPIO26</b>				<b>GPIO25</b>				<b>GPIO24</b>			
<b>Type</b>	WO															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview:** For bitwise access of GPIO\_MODE3

Bit(s)	Mnemonic	Name	Description
30:28	GPIO31		<b>Bitwise SET operation for Aux. mode of MCCK</b> 0: Keep 1: SET bits
26:24	GPIO30		<b>Bitwise SET operation for Aux. mode of CMCSK</b> 0: Keep 1: SET bits
23:20	GPIO29		<b>Bitwise SET operation for Aux. mode of CMMCLK</b> 0: Keep 1: SET bits
19:16	GPIO28		<b>Bitwise SET operation for Aux. mode of CMCSD1</b> 0: Keep 1: SET bits
15:12	GPIO27		<b>Bitwise SET operation for Aux. mode of CMCSD0</b>

Bit(s)	Mnemonic	Name	Description
10:8	GPIO26		0: Keep 1: SET bits <b>Bitwise SET operation for Aux. mode of CMPDN</b>
6:4	GPIO25		0: Keep 1: SET bits <b>Bitwise SET operation for Aux. mode of CMRST</b>
2:0	GPIO24		0: Keep 1: SET bits <b>Bitwise SET operation for Aux. mode of BPI_BUS0</b>

A0020C38 GPIO\_MODE3 GPIO Mode Control CLR 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	<b>GPIO31</b>				<b>GPIO30</b>				<b>GPIO29</b>				<b>GPIO28</b>			
Type	WO															
Reset	0	0	0		0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	<b>GPIO27</b>				<b>GPIO26</b>				<b>GPIO25</b>				<b>GPIO24</b>			
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview:** For bitwise access of GPIO\_MODE3

Bit(s)	Mnemonic	Name	Description
30:28	GPIO31		<b>Bitwise CLR operation for Aux. mode of MCCK</b> 0: Keep 1: CLR bits
26:24	GPIO30		<b>Bitwise CLR operation for Aux. mode of CMCSK</b> 0: Keep 1: CLR bits
23:20	GPIO29		<b>Bitwise CLR operation for Aux. mode of CMMCLK</b> 0: Keep 1: CLR bits
19:16	GPIO28		<b>Bitwise CLR operation for Aux. mode of CMCS1</b> 0: Keep 1: CLR bits
15:12	GPIO27		<b>Bitwise CLR operation for Aux. mode of CMCS0</b> 0: Keep 1: CLR bits
10:8	GPIO26		<b>Bitwise CLR operation for Aux. mode of CMPDN</b> 0: Keep 1: CLR bits
6:4	GPIO25		<b>Bitwise CLR operation for Aux. mode of CMRST</b> 0: Keep 1: CLR bits
2:0	GPIO24		<b>Bitwise CLR operation for Aux. mode of BPI_BUS0</b> 0: Keep 1: CLR bits

A0020C40    GPIO\_MODE4    GPIO Mode Control 

11100000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					GPIO39				GPIO38				GPIO37			GPIO36
Type					RW				RW				RW			RW
Reset		0	0	1		0	0	1		0	0	1		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					GPIO35				GPIO34				GPIO33			GPIO32
Type					RW				RW				RW			RW
Reset		0	0	0		0	0	0		0	0	0		0	0	0

Overview: Configures GPIO aux. mode

Bit(s)	Mnemonic	Name	Description
30:28		GPIO39	<b>Aux. mode of GPIO_39</b> 0: GPIO39 (IO) 1: SIM1_SCLK (IO) 2: Reserved 3: Reserved 4: Reserved 5: Reserved 6: Reserved 7: Reserved
26:24		GPIO38	<b>Aux. mode of GPIO_38</b> 0: GPIO38 (IO) 1: SIM1_SRST (IO) 2: Reserved 3: Reserved 4: Reserved 5: Reserved 6: Reserved 7: Reserved
22:20		GPIO37	<b>Aux. mode of GPIO_37</b> 0: GPIO37 (IO) 1: SIM1_SIO (IO) 2: Reserved 3: Reserved 4: Reserved 5: Reserved 6: Reserved 7: Reserved
18:16		GPIO36	<b>Aux. mode of GPIO_36</b> 0: GPIO36 (IO) 1: MCDA3 (IO) 2: EINT19 (I) 3: CLKO2 (O) 4: DAIPCMOUT (O) 5: Reserved 6: Reserved 7: Reserved
14:12		GPIO35	<b>Aux. mode of GPIO_35</b> 0: GPIO35 (IO) 1: MCDA2 (IO) 2: EINT18 (I) 3: Reserved 4: DAICLK (O)

Bit(s)	Mnemonic	Name	Description
			5: Reserved 6: Reserved 7: Reserved
10:8	GPIO34	<b>Aux. mode of GPIO_34</b>	0: GPIO34 (IO) 1: MCDA1 (IO) 2: EINT17 (I) 3: Reserved 4: DAIPCMIN (I) 5: Reserved 6: Reserved 7: Reserved
6:4	GPIO33	<b>Aux. mode of GPIO_33</b>	0: GPIO33 (IO) 1: MCDA0 (IO) 2: Reserved 3: Reserved 4: DAISYNC (O) 5: Reserved 6: Reserved 7: Reserved
2:0	GPIO32	<b>Aux. mode of GPIO_32</b>	0: GPIO32 (IO) 1: MCCM0 (O) 2: Reserved 3: Reserved 4: U2TXD (O) 5: Reserved 6: Reserved 7: Reserved

A0020C44 <u>GPIO_MODE4</u> SET																GPIO Mode Control				00000000				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16								
<b>Name</b>	<b>GPIO39</b>			<b>GPIO38</b>			<b>GPIO37</b>			<b>GPIO36</b>			<b>GPIO35</b>			<b>GPIO34</b>	<b>GPIO33</b>			<b>GPIO32</b>				
<b>Type</b>	WO			WO	WO			WO																
<b>Reset</b>	0	0	0		0	0	0		0	0	0		0	0	0		0	0	0	0	0	0	0	
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0								
<b>Name</b>	<b>GPIO39</b>			<b>GPIO38</b>			<b>GPIO37</b>			<b>GPIO36</b>			<b>GPIO35</b>			<b>GPIO34</b>	<b>GPIO33</b>			<b>GPIO32</b>				
<b>Type</b>	WO			WO	WO			WO																
<b>Reset</b>	0	0	0		0	0	0		0	0	0		0	0	0		0	0	0	0	0	0	0	

**Overview:** For bitwise access of GPIO\_MODE4

Bit(s)	Mnemonic	Name	Description
30:28	GPIO39		<b>Bitwise SET operation for Aux. mode of SIM1_SCLK</b> 0: Keep 1: SET bits
26:24	GPIO38		<b>Bitwise SET operation for Aux. mode of SIM1_SRST</b> 0: Keep 1: SET bits
22:20	GPIO37		<b>Bitwise SET operation for Aux. mode of SIM1_SIO</b> 0: Keep 1: SET bits

Bit(s)	Mnemonic	Name	Description
18:16		GPIO36	<b>Bitwise SET operation for Aux. mode of MCDA3</b> 0: Keep 1: SET bits
14:12		GPIO35	<b>Bitwise SET operation for Aux. mode of MCDA2</b> 0: Keep 1: SET bits
10:8		GPIO34	<b>Bitwise SET operation for Aux. mode of MCDA1</b> 0: Keep 1: SET bits
6:4		GPIO33	<b>Bitwise SET operation for Aux. mode of MCDA0</b> 0: Keep 1: SET bits
2:0		GPIO32	<b>Bitwise SET operation for Aux. mode of MCCM0</b> 0: Keep 1: SET bits

A0020C48 <u>GPIO_MODE4</u> <u>CLR</u> GPIO Mode Control 00000000																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					GPIO39				GPIO38				GPIO37			GPIO36
Type					WO				WO				WO			WO
Reset		0	0	0		0	0	0		0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					GPIO35				GPIO34				GPIO33			GPIO32
Type					WO				WO				WO			WO
Reset		0	0	0		0	0	0		0	0	0		0	0	0

**Overview:** For bitwise access of GPIO\_MODE4

Bit(s)	Mnemonic	Name	Description
30:28		GPIO39	<b>Bitwise CLR operation for Aux. mode of SIM1_SCLK</b> 0: Keep 1: CLR bits
26:24		GPIO38	<b>Bitwise CLR operation for Aux. mode of SIM1_SRST</b> 0: Keep 1: CLR bits
22:20		GPIO37	<b>Bitwise CLR operation for Aux. mode of SIM1_SIO</b> 0: Keep 1: CLR bits
18:16		GPIO36	<b>Bitwise CLR operation for Aux. mode of MCDA3</b> 0: Keep 1: CLR bits
14:12		GPIO35	<b>Bitwise CLR operation for Aux. mode of MCDA2</b> 0: Keep 1: CLR bits
10:8		GPIO34	<b>Bitwise CLR operation for Aux. mode of MCDA1</b> 0: Keep 1: CLR bits
6:4		GPIO33	<b>Bitwise CLR operation for Aux. mode of MCDA0</b> 0: Keep

Bit(s)	Mnemonic	Name	Description
2:0	GPIO32		1: CLR bits <b>Bitwise CLR operation for Aux. mode of MCCM0</b> 0: Keep 1: CLR bits

**A0020C50 GPIO\_MODE5 GPIO Mode Control 01000111**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>					<b>GPIO47</b>				<b>GPIO46</b>				<b>GPIO45</b>			<b>GPIO44</b>
<b>Type</b>					RW				RW				RW			RW
<b>Reset</b>		0	0	0		0	0	1		0	0	0		0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>					<b>GPIO43</b>				<b>GPIO42</b>				<b>GPIO41</b>			<b>GPIO40</b>
<b>Type</b>					RW				RW				RW			RW
<b>Reset</b>		0	0	0		0	0	1		0	0	1		0	0	1

**Overview:** Configures GPIO aux. mode

Bit(s)	Mnemonic	Name	Description
30:28	GPIO47		<b>Aux. mode of GPIO_47</b> 0: GPIO47 (IO) 1: LSCK0 (O) 2: Reserved 3: CMPDN (O) 4: Reserved 5: Reserved 6: Reserved 7: Reserved
26:24	GPIO46		<b>Aux. mode of GPIO_46</b> 0: GPIO46 (IO) 1: LSCE_B0 (O) 2: EINT20 (I) 3: CMCS0 (I) 4: CLKO4 (O) 5: Reserved 6: Reserved 7: Reserved
22:20	GPIO45		<b>Aux. mode of GPIO_45</b> 0: GPIO45 (IO) 1: LSRSTB (O) 2: Reserved 3: CMRST (O) 4: Reserved 5: Reserved 6: Reserved 7: Reserved
18:16	GPIO44		<b>Aux. mode of GPIO_44</b> 0: GPIO44 (IO) 1: SDA (IO) 2: Reserved 3: Reserved 4: Reserved 5: Reserved 6: Reserved 7: Reserved

Bit(s)	Mnemonic	Name	Description
14:12		GPIO43	<b>Aux. mode of GPIO_43</b> 0: GPIO43 (IO) 1: SCL (IO) 2: Reserved 3: Reserved 4: Reserved 5: Reserved 6: Reserved 7: Reserved
10:8		GPIO42	<b>Aux. mode of GPIO_42</b> 0: GPIO42 (IO) 1: SIM2_SCLK (IO) 2: LSCE1_B1 (O) 3: Reserved 4: Reserved 5: Reserved 6: Reserved 7: Reserved
6:4		GPIO41	<b>Aux. mode of GPIO_41</b> 0: GPIO41 (IO) 1: SIM2_SRST (IO) 2: CLK03 (O) 3: U2CTS (I) 4: Reserved 5: Reserved 6: Reserved 7: Reserved
2:0		GPIO40	<b>Aux. mode of GPIO_40</b> 0: GPIO40 (IO) 1: SIM2_SIO (IO) 2: Reserved 3: U2RTS (O) 4: Reserved 5: Reserved 6: Reserved 7: Reserved

A0020C54 <u>GPIO MODE5</u> GPIO Mode Control    00000000																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>GPIO47</b>				<b>GPIO46</b>				<b>GPIO45</b>				<b>GPIO44</b>			
<b>Type</b>	WO															
<b>Reset</b>	0	0	0		0	0	0		0	0	0		0	0	0	
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>GPIO43</b>				<b>GPIO42</b>				<b>GPIO41</b>				<b>GPIO40</b>			
<b>Type</b>	WO															
<b>Reset</b>	0	0	0		0	0	0		0	0	0		0	0	0	

**Overview:** For bitwise access of GPIO\_MODE5

Bit(s)	Mnemonic	Name	Description
30:28		GPIO47	<b>Bitwise SET operation for Aux. mode of LSCK</b> 0: Keep 1: SET bits

Bit(s)	Mnemonic	Name	Description
26:24	GPIO46	Bitwise SET operation for Aux. mode of LSCE_B	
		0: Keep	
		1: SET bits	
22:20	GPIO45	Bitwise SET operation for Aux. mode of LSRSTB	
		0: Keep	
		1: SET bits	
18:16	GPIO44	Bitwise SET operation for Aux. mode of SDA28	
		0: Keep	
		1: SET bits	
14:12	GPIO43	Bitwise SET operation for Aux. mode of SCL28	
		0: Keep	
		1: SET bits	
10:8	GPIO42	Bitwise SET operation for Aux. mode of SIM2_SCLK	
		0: Keep	
		1: SET bits	
6:4	GPIO41	Bitwise SET operation for Aux. mode of SIM2_SRST	
		0: Keep	
		1: SET bits	
2:0	GPIO40	Bitwise SET operation for Aux. mode of SIM2_SIO	
		0: Keep	
		1: SET bits	

A0020C58 <u>GPIO_MODE5</u> GPIO Mode Control																00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name																			
Type																			
Reset																			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name																			
Type																			
Reset																			

**Overview:** For bitwise access of GPIO\_MODE5

Bit(s)	Mnemonic	Name	Description
30:28	GPIO47	Bitwise CLR operation for Aux. mode of LSCK	
		0: Keep	
		1: CLR bits	
26:24	GPIO46	Bitwise CLR operation for Aux. mode of LSCE_B	
		0: Keep	
		1: CLR bits	
22:20	GPIO45	Bitwise CLR operation for Aux. mode of LSRSTB	
		0: Keep	
		1: CLR bits	
18:16	GPIO44	Bitwise CLR operation for Aux. mode of SDA28	
		0: Keep	
		1: CLR bits	
14:12	GPIO43	Bitwise CLR operation for Aux. mode of SCL28	
		0: Keep	

Bit(s)	Mnemonic	Name	Description
10:8	GPIO42		1: CLR bits Bitwise CLR operation for Aux. mode of SIM2_SCLK 0: Keep 1: CLR bits
6:4	GPIO41		Bitwise CLR operation for Aux. mode of SIM2_SRST 0: Keep 1: CLR bits
2:0	GPIO40		Bitwise CLR operation for Aux. mode of SIM2_SIO 0: Keep 1: CLR bits

 A0020C60    GPIO\_MODE6    GPIO Mode Control    00001000 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					GPIO55				GPIO54				GPIO53			GPIO52
Type					RW				RW				RW			RW
Reset		0	0	0		0	0	0		0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					GPIO51				GPIO50				GPIO49			GPIO48
Type					RW				RW				RW			RW
Reset		0	0	1	0	0	0	0		0	0	0		0	0	0

Overview: Configures GPIO aux. mode

Bit(s)	Mnemonic	Name	Description
30:28	GPIO55		Aux. mode of GPIO_55 0: AGPIO55 (AGIO) 1: Reserved 2: Reserved 3: Reserved 4: Reserved 5: Reserved 6: Reserved 7: Reserved
26:24	GPIO54		Aux. mode of GPIO_54 0: AGPIO54 (AGIO) 1: Reserved 2: Reserved 3: Reserved 4: Reserved 5: Reserved 6: Reserved 7: Reserved
22:20	GPIO53		Aux. mode of GPIO_53 0: AGPIO53 (AGI) 1: SRCLKENAI (I) 2: EINT24 (I) 3: Reserved 4: Reserved 5: Reserved 6: Reserved 7: Reserved
18:16	GPIO52		Aux. mode of GPIO_52 0: AGPI52 (AGI)

Bit(s)	Mnemonic	Name	Description
			1: Reserved 2: EINT23 (I) 3: Reserved 4: Reserved 5: Reserved 6: Reserved 7: Reserved
14:12	GPIO51		<b>Aux. mode of GPIO_51</b> 0: GPIO51 (IO) 1: RESETB (IO) 2: Reserved 3: Reserved 4: Reserved 5: Reserved 6: Reserved 7: Reserved
11:8	GPIO50		<b>Aux. mode of GPIO_50</b> 0: GPIO50 (IO) 1: LPTE (I) 2: EINT22 (I) 3: CMCSK (I) 4: CMCS2D (I) 5: Reserved 6: MCINS (I) 7: Reserved 8: Reserved 9: CLKO5 (O)
6:4	GPIO49		<b>Aux. mode of GPIO_49</b> 0: GPIO49 (IO) 1: LSA0DA0 (O) 2: LSCE1_B0 (O) 3: CMMCLK (O) 4: Reserved 5: Reserved 6: Reserved 7: Reserved
2:0	GPIO48		<b>Aux. mode of GPIO_48</b> 0: GPIO48 (IO) 1: LSDA0 (IO) 2: EINT21 (I) 3: CMCS1 (I) 4: WIFITOBT (I) 5: Reserved 6: Reserved 7: Reserved

A0020C64 <u>GPIO MODE6</u> <u>GPIO Mode Control SET</u> 00000000																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>GPIO55</b>			<b>GPIO54</b>			<b>GPIO53</b>			<b>GPIO52</b>						
<b>Type</b>	WO			WO			WO			WO						
<b>Reset</b>	0	0	0		0	0	0		0	0	0		0	0	0	
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>GPIO51</b>			<b>GPIO50</b>			<b>GPIO49</b>			<b>GPIO48</b>						
<b>Type</b>	WO			WO			WO			WO						
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

**Overview:** For bitwise access of GPIO\_MODE6

Bit(s)	Mnemonic	Name	Description
30:28		GPIO55	<b>Bitwise SET operation for Aux. mode of SRCLKENAI</b> 0: Keep 1: SET bits
26:24		GPIO54	<b>Bitwise SET operation for Aux. mode of EINT</b> 0: Keep 1: SET bits
22:20		GPIO53	<b>Bitwise SET operation for Aux. mode of TP4</b> 0: Keep 1: SET bits
18:16		GPIO52	<b>Bitwise SET operation for Aux. mode of TP3</b> 0: Keep 1: SET bits
14:12		GPIO51	<b>Bitwise SET operation for Aux. mode of RESETB</b> 0: Keep 1: SET bits
11:8		GPIO50	<b>Bitwise SET operation for Aux. mode of LPTE</b> 0: Keep 1: SET bits
6:4		GPIO49	<b>Bitwise SET operation for Aux. mode of LSA0</b> 0: Keep 1: SET bits
2:0		GPIO48	<b>Bitwise SET operation for Aux. mode of LSDA</b> 0: Keep 1: SET bits

A0020C68 <u>GPIO MODE6</u> GPIO Mode Control																00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name	GPIO55				GPIO54				GPIO53				GPIO52						
Type	WO																		
Reset	0	0	0		0	0	0		0	0	0		0	0	0				
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name	GPIO51				GPIO50				GPIO49				GPIO48						
Type	WO																		
Reset	0	0	0		0	0	0	0	0	0	0		0	0	0				

**Overview:** For bitwise access of GPIO\_MODE6

Bit(s)	Mnemonic	Name	Description
30:28		GPIO55	<b>Bitwise CLR operation for Aux. mode of SRCLKENAI</b> 0: Keep 1: CLR bits
26:24		GPIO54	<b>Bitwise CLR operation for Aux. mode of EINT</b> 0: Keep 1: CLR bits
22:20		GPIO53	<b>Bitwise CLR operation for Aux. mode of TP4</b> 0: Keep

Bit(s)	Mnemonic	Name	Description
18:16	GPIO52		1: CLR bits Bitwise CLR operation for Aux. mode of TP3 0: Keep
14:12	GPIO51		1: CLR bits Bitwise CLR operation for Aux. mode of RECLRB 0: Keep
11:8	GPIO50		1: CLR bits Bitwise CLR operation for Aux. mode of LPTE 0: Keep
6:4	GPIO49		1: CLR bits Bitwise CLR operation for Aux. mode of LSA0 0: Keep
2:0	GPIO48		1: CLR bits Bitwise CLR operation for Aux. mode of LSDA 0: Keep

 A0020D10 GPIO\_TDSEL GPIO TDSEL Control 00000000 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																<b>GPIO50</b>
<b>Type</b>																RW
<b>Reset</b>																0 0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>GPIO46</b>	<b>GPIO42</b>	<b>GPIO41</b>	<b>GPIO36</b>	<b>GPIO25</b>	<b>GPIO18</b>	<b>GPIO9</b>	<b>GPIO8</b>								
<b>Type</b>	RW	RW	RW	RW	RW	RW	RW	RW								RW
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Overview: GPIO TX duty control register

Bit(s)	Mnemonic	Name	Description
17:16	<b>GPIO50</b>	GPIO50_TDSEL	GPIO50 Tx duty control
15:14	<b>GPIO46</b>	GPIO46_TDSEL	GPIO46 Tx duty control
13:12	<b>GPIO42</b>	GPIO42_TDSEL	GPIO42 Tx duty control
11:10	<b>GPIO41</b>	GPIO41_TDSEL	GPIO41 Tx duty control
9:8	<b>GPIO36</b>	GPIO36_TDSEL	GPIO36 Tx duty control
7:6	<b>GPIO25</b>	GPIO25_TDSEL	GPIO25 Tx duty control
5:4	<b>GPIO18</b>	GPIO18_TDSEL	GPIO18 Tx duty control
3:2	<b>GPIO9</b>	GPIO9_TDSEL	GPIO9 Tx duty control
1:0	<b>GPIO8</b>	GPIO8_TDSEL	GPIO8 Tx duty control

 A0020D14 GPIO\_TDSEL\_S GPIO TDSEL Control 00000000 ET 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																<b>GPIO50</b>
<b>Type</b>																WO
<b>Reset</b>																0 0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Name	GPIO46	GPIO42	GPIO41	GPIO36	GPIO25	GPIO18	GPIO9	GPIO8
Type	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0

**Overview:** For bitwise access of GPIO\_TDSEL

Bit(s)	Mnemonic	Name	Description
17:16	<b>GPIO50</b>	GPIO50_TDSEL	<b>Bitwise SET operation of GPIO50_TDSEL Tx duty control</b> 0: Keep 1: SET bits
15:14	<b>GPIO46</b>	GPIO46_TDSEL	<b>Bitwise SET operation of GPIO46_TDSEL Tx duty control</b> 0: Keep 1: SET bits
13:12	<b>GPIO42</b>	GPIO42_TDSEL	<b>Bitwise SET operation of GPIO42_TDSEL Tx duty control</b> 0: Keep 1: SET bits
11:10	<b>GPIO41</b>	GPIO41_TDSEL	<b>Bitwise SET operation of GPIO41_TDSEL Tx duty control</b> 0: Keep 1: SET bits
9:8	<b>GPIO36</b>	GPIO36_TDSEL	<b>Bitwise SET operation of GPIO36_TDSEL Tx duty control</b> 0: Keep 1: SET bits
7:6	<b>GPIO25</b>	GPIO25_TDSEL	<b>Bitwise SET operation of GPIO25_TDSEL Tx duty control</b> 0: Keep 1: SET bits
5:4	<b>GPIO18</b>	GPIO18_TDSEL	<b>Bitwise SET operation of GPIO18_TDSEL Tx duty control</b> 0: Keep 1: SET bits
3:2	<b>GPIO9</b>	GPIO9_TDSEL	<b>Bitwise SET operation of GPIO9_TDSEL Tx duty control</b> 0: Keep 1: SET bits
1:0	<b>GPIO8</b>	GPIO8_TDSEL	<b>Bitwise SET operation of GPIO8_TDSEL Tx duty control</b> 0: Keep 1: SET bits

A0020D18 <u>GPIO TDSEL C</u> GPIO TDSEL Control    00000000																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																<b>GPIO50</b>
Type																WO
Reset																0 0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	<b>GPIO46</b>	<b>GPIO42</b>	<b>GPIO41</b>	<b>GPIO36</b>	<b>GPIO25</b>	<b>GPIO18</b>	<b>GPIO9</b>									<b>GPIO8</b>
Type	WO	WO	WO	WO	WO	WO	WO									WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview:** For bitwise access of GPIO\_TDSEL

Bit(s)	Mnemonic	Name	Description
17:16	<b>GPIO50</b>	GPIO50_TDSEL	<b>Bitwise CLR operation of GPIO50_TDSEL Tx duty control</b> 0: Keep

Bit(s)	Mnemonic	Name	Description
15:14	<b>GPIO46</b>	GPIO46_TDSEL	1: CLR bits <b>Bitwise CLR operation of GPIO46_TDSEL Tx duty control</b> 0: Keep 1: CLR bits
13:12	<b>GPIO42</b>	GPIO42_TDSEL	<b>Bitwise CLR operation of GPIO42_TDSEL Tx duty control</b> 0: Keep 1: CLR bits
11:10	<b>GPIO41</b>	GPIO41_TDSEL	<b>Bitwise CLR operation of GPIO41_TDSEL Tx duty control</b> 0: Keep 1: CLR bits
9:8	<b>GPIO36</b>	GPIO36_TDSEL	<b>Bitwise CLR operation of GPIO36_TDSEL Tx duty control</b> 0: Keep 1: CLR bits
7:6	<b>GPIO25</b>	GPIO25_TDSEL	<b>Bitwise CLR operation of GPIO25_TDSEL Tx duty control</b> 0: Keep 1: CLR bits
5:4	<b>GPIO18</b>	GPIO18_TDSEL	<b>Bitwise CLR operation of GPIO18_TDSEL Tx duty control</b> 0: Keep 1: CLR bits
3:2	<b>GPIO9</b>	GPIO9_TDSEL	<b>Bitwise CLR operation of GPIO9_TDSEL Tx duty control</b> 0: Keep 1: CLR bits
1:0	<b>GPIO8</b>	GPIO8_TDSEL	<b>Bitwise CLR operation of GPIO8_TDSEL Tx duty control</b> 0: Keep 1: CLR bits

A0020E00 CLK_OUT0 CLK Out Selection Control 00000004																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
CLK_OUT0																
RW																
0 1 0 0																

Overview: CLK OUT0 Setting

Bit(s)	Mnemonic	Name	Description
3:0	<b>CLK_OUT0</b>	CFG0	<b>Selects clock output for CLKO_0</b> [1]: 26Mhz clock [4]: 32Khz_clock others: debug clock

A0020E10 CLK_OUT1 CLK Out Selection Control 00000004																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																CLK_OUT1
Type																RW
Reset																0 1 0 0

**Overview:** CLK OUT1 setting

Bit(s)	Mnemonic	Name	Description
3:0	<b>CLK_OUT1</b>	CFG1	<b>Selects clock output for CLKO_1</b> [1]: 26Mhz clock [4]: 32Khz_clock others: debug clock

<b>A0020E20 CLK_OUT2 CLK Out Selection Control 00000004</b>																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

**Overview:** CLK OUT2 setting

Bit(s)	Mnemonic	Name	Description
3:0	<b>CLK_OUT2</b>	CFG2	<b>Selects clock output for CLKO_2</b> [1]: 26Mhz clock [4]: 32Khz_clock others: debug clock

<b>A0020E30 CLK_OUT3 CLK Out Selection Control 00000004</b>																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

**Overview:** CLK OUT3 setting

Bit(s)	Mnemonic	Name	Description
3:0	<b>CLK_OUT3</b>	CFG3	<b>Selects clock output for CLKO_3</b> [1]: 26Mhz clock [4]: 32Khz_clock others: debug clock

## A0020E40 CLK\_OUT4 CLK Out Selection Control 00000004

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name															CLK_OUT4			
Type															RW			
Reset															0	1	0	0

Overview: CLK OUT4 setting

Bit(s)	Mnemonic	Name	Description
3:0	CLK_OUT4	CFG4	Selects clock output for CLKO_4 [1]: 26Mhz clock [4]: 32Khz_clock others: debug clock

## A0020E50 CLK\_OUT5 CLK Out Selection Control 00000004

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name															CLK_OUT5			
Type															RW			
Reset															0	1	0	0

Overview: CLK OUT5 setting

Bit(s)	Mnemonic	Name	Description
3:0	CLK_OUT5	CFG5	Selects clock output for CLKO_5 [1]: 26Mhz clock [4]: 32Khz_clock others: debug clock

## 3.5 General-purpose Timer

## 3.5.1 General Descriptions

Three general-purpose timers are provided. Two timers are 16 bits long and one timer is 32 bits long. Each runs independently. GPT1 ~ 2 use 32k clock source to count, whereas GPT4 uses 26M clock source. The 26M clock source can be gated when the system enters the sleep mode, and this will cause GPT4 to stop counting, whereas 32k clock source is always toggling. GPT1 and GPT2 can operate in one of the two modes: one-shot mode and auto-repeat mode. GPT4 are free running timer. In the one-shot mode, when the timer counts down and reaches 0, it will be halted. In the auto-repeat

mode, when the timer reaches 0, it will simply be reset to counting down the initial value and repeating the count-down to 0. This loop keeps repeating until the disabling signal is set to 1. Regardless of the timer's mode, if the countdown initial value (i.e. GPTIMER1\_DAT for GPT1 or GPTIMER\_DAT2 for GPT2) is written when the timer is running, the new initial value will not take effect until the next time the timer is restarted. In the auto-repeat mode, the new countdown start value is used on the next countdown iteration. Therefore, before enabling the timer, the desired values for GPTIMER\_DAT and the GPTIMER\_PRESCALER registers must first be set.

*Note: GPT3 is removed for achieving lower cost.*

### 3.5.2 Register Definition

Module name: GPTimer base address: (+A00C0000h)

Address	Name	Width	Register function
A00C0000	<u>GPTIMER1_CON</u>	32	GPT1 control register
A00C0004	<u>GPTIMER1_DAT</u>	32	GPT1 time-out interval register
A00C0008	<u>GPTIMER2_CON</u>	32	GPT2 control register
A00C000C	<u>GPTIMER2_DAT</u>	32	GPT2 time-out Interval register
A00C0010	<u>GPTIMER_STA</u>	32	GPT status register
A00C0014	<u>GPTIMER1_PRESCALER</u>	32	GPT1 prescaler register
A00C0018	<u>GPTIMER2_PRESCALER</u>	32	GPT2 prescaler register
A00C0028	<u>GPTIMER4_CON</u>	32	GPT4 control register
A00C002C	<u>GPTIMER4_DAT</u>	32	GPT4 data register

**A00C0000    GPTIMER1\_CON    GPT1 Control Register                          00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	EN	MODE														
<b>Type</b>	RW	RW														
<b>Reset</b>	0	0														

Bit(s)	Mnemonic	Name	Description
15	EN	EN	Controls GPT1 to start counting or to stop 0: Disable GPT1 1: Enable GPT1
14	MODE	MODE	Controls GPT1 to count repeatedly (in a loop) or just one-shot 0: One-shot mode is selected. 1: Auto-repeat mode is selected.

**A00C0004    GPTIMER1\_DAT    GPT1 Time-out Interval Register                          0000FFFF**

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

<b>Bit(s)</b>	<b>Mnemonic</b>	<b>Name</b>	<b>Description</b>
15:0	<b>CNT</b>	CNT	<b>Initial counting value</b> GPT1 counts down from GPTIMER1_DAT. When GPT1 counts down to 0, a GPT1 interrupt will be generated.

 A00C0008 GPTIMER2\_CON GPT2 Control Register 00000000 

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	EN	MODE														
<b>Type</b>	RW	RW														
<b>Reset</b>	0	0														

<b>Bit(s)</b>	<b>Mnemonic</b>	<b>Name</b>	<b>Description</b>
15	EN	EN	<b>Controls GPT2 to start counting or to stop</b> 0: Disable GPT2 1: Enable GPT2
14	MODE	MODE	<b>Controls GPT2 to count repeatedly (in a loop) or just one-shot</b> 0: One-shot mode is selected. 1: Auto-repeat mode is selected.

 A00C000C GPTIMER2\_DAT GPT2 Time-out Interval Register 0000FFFF 

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

<b>Bit(s)</b>	<b>Mnemonic</b>	<b>Name</b>	<b>Description</b>
15:0	<b>CNT</b>	CNT	<b>Initial counting value</b> GPT2 counts down from GPTIMER2_DAT. When GPT2 counts down to 0, a GPT2 interrupt will be generated.

 A00C0010 GPTIMER\_STA GPT Status Register 00000000

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>														GPT2	GPT1	
<b>Type</b>														RC	RC	
<b>Reset</b>														0	0	

Bit(s)	Mnemonic	Name	Description
1	GPT2	GPT2	<b>GP timer time-out status</b> Each flag is set when the corresponding timer count-down is completed. Can be cleared when the CPU reads the status register.
0	GPT1	GPT1	<b>GP timer time-out status</b> Each flag is set when the corresponding timer count-down is completed. Can be cleared when the CPU reads the status register.

A00C0014 GPTIMER1 PRE SCALER GPT1 Prescaler Register 00000004

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>														PRESCALER		
<b>Type</b>														RW		
<b>Reset</b>														1	0	0

Bit(s)	Mnemonic	Name	Description
2:0	PRESCALE R	PRESCALER	Controls the counting clock for GP timer 1 0: 16,384Hz 1: 8,192Hz 2: 4,096Hz 3: 2,048Hz 4: 1,024Hz 5: 512Hz 6: 256Hz 7: 128Hz

A00C0018 GPTIMER2 PRE SCALER GPT2 Prescaler Register 00000004

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>														PRESCALER		
<b>Type</b>														RW		
<b>Reset</b>														1	0	0

Bit(s)	Mnemonic	Name	Description

Bit(s)	Mnemonic	Name	Description
2:0	PRESCALE R	PRESCALER	Controls the counting clock for GP timer 2 0: 16,384Hz 1: 8,192Hz 2: 4,096Hz 3: 2,048Hz 4: 1,024Hz 5: 512Hz 6: 256Hz 7: 128Hz

A00C0028 GPTIMER4 CON GPT4 Control Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															LOCK	EN
Type															RW	RW
Reset															0	0

Bit(s)	Mnemonic	Name	Description
1	LOCK	LOCK	Controls GPT4 EN bit can be modified or not If LOCK = 0, EN can be modified. If LOCK = 1, the EN value will be fixed, and the LOCK bit will always be 1 and cannot be modified until hardware reset. 0: Unlock 1: Lock
0	EN	EN	Controls GPT4 to start counting or to stop 0: Disable GPT4 1: Enable GPT4

A00C002C GPTIMER4 DAT GPT4 Data Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type									CNT[31:16]							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									CNT[15:0]							
Type									RO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	CNT	CNT	If EN = 1, GPT4 will be a free running timer. This register records the GPT4 value. If EN = 0, this register will be cleared to 0. This register does not allow continuous read. It requires at least 1 26M clock cycle between 2 APB reads.

### 3.5.3 Application Note

When the GPT is in running status, GPTIMER\_DAT cannot be configured. To start GPT1 or GPT2, SW should make sure the timer has finished counting for at least 3 cycles of the 32kHz clock.

## 3.6 MCU OSTIMER

### 3.6.1 Overview




Figure 31. OS timer system view

The OS timer is a hardware timer which specifies the OS time frame duration and generates time-out interrupts by programming the frame counter number. The OS timer has the pause mode. The user can specify pause duration period before the pause mode, and the timer will resume from the pause mode by the external wakeup sources or when the pause duration is timed out.

### 3.6.2 Terminology

Table 46. Abbreviations

Abbreviation	
R/W	Read/Write
RO	Read only
WO	Write only
W1C	Write 1 to clear
R/W1C	Read/Write 1 to clear
FRC	Free running counter in the system
OST	OS timer

### 3.6.3 Introduction to Wakeup Source

The OS timer only accepts level trigger wakeup source. The wakeup sources are all treated as asynchronous input (will be changed) and will be synchronized by OST clock in OST wakeup source controller.

The possible wakeup sources are listed in the table below.

**Table 47. Wakeup sources**

No	Wakeup source
0	GPT
1	EINT
2	Timer trigger
3	KP
4	MSDC
5	ANALOG
6	DSP
7	MSDC2
8	SPISLV
9	Reserved
10	Reserved
11	DSP_ASYNC
12	Reserved
13	Reserved
14	Reserved
15	Reserved
16	Reserved

**Table 48. Characteristics of wakeup sources**

No	Wakeup source	Edge/Level	SW clear	Clock domain
0	GPT	Edge		F32k_CK
1	EINT	Edge/Level		F32k_CK
2	Timer trigger	Level		F32k_CK
3	KP	Edge		
4	MSDC	Level		
5	ANALOG	Edge/Level		
6	DSP	Level		DSP_CK
7	MSDC2	Level		
8	SPISLV	Level		
9	Reserved			
10	Reserved			
11	DSP_ASYNC	Level		DSP_CK
12	Reserved			
13	Reserved			
14	Reserved			
15	Reserved			
16	Reserved			




Figure 32. Wakeup event and irq\_b integration diagram

*wakeup\_irq\_b* may be asserted before *wakeup\_event\_b* is asserted from the wakeup source peripheral to ensure the software will enter wakeup ISR after the pause command is set.

Recommended software programming sequence:

1. I-BIT is set when a pause command is executed.
2. Set up IRQ mask registers to select IRQ wakeup sources
3. Pause criteria are met.
4. Set up pause command.
5. Confirm the pause command is executed at OST, and check if the pause command is pending or not.
6. Set up processor in request for interrupt state.
7. The processor clock will be off if there is no interrupt.
8. Check if the pause request command is completed (after the processor clock is active or resumes).
9. Clear I-BIT.

### 3.6.4 Register Definition

Address	Name	Width	Register function
0XA01F0000	<u>OST_CON</u>	32	<b>OS timer control register</b> Only updated when OST_CMD.OST_WR is set and OST_STA.WR_RDY is high.
0XA01F0004	<u>OST_CMD</u>	32	<b>OS timer command</b> Only valid when the write data BIT31 to BIT16 is 0x1153.
0XA01F0008	<u>OST_STA</u>	32	<b>OS timer status</b>
0XA01F000C	<u>OST_FRM</u>	32	<b>OS timer frame duration</b> Specifies OS timer frame duration by micron second resolution. The maximum duration is 8ms and minimum duration is 1ms. This register should be set before OS timer is enabled. The hardware will set up OST_ISR[0] periodically at frame duration period when the OS timer is enabled.
0XA01F0010	<u>OST_FRM_F32K</u>	32	<b>OS timer frame duration by 32K clock</b> Specifies OS timer frame duration with 30.5176 micron second (32kHz) resolution. The maximum duration is 8ms and minimum duration is 1ms. This register should be set

Address	Name	Width	Register function
			before the OS timer is enabled. OST_FRAM_F32K*30.5176us should be less than OST_FRM_NUM*OST_FRM*1us - 30.5176us. Set up OST_FRM_NUM if the frame duration is shorter than system settling time.
0XA01F0014	<u>OST_UFN</u>	32	<b>OS timer un-alignment frame number</b> Specifies OS timer un-alignment event frame number count. This register value is updated to OS timer only when OST_CMD.OST_WR is set. The read value of this register may not be the current OS time Un-alignment frame number. The hardware will count down the OST_UFN counter at frame time-out and stop the count-down when the current value is 0. When the OS timer is in the pause mode, this counter is still active and wakes up the OS timer when OST_UFN becomes 0 at frame time-out boundary. The software should enable the OS timer pause mode when OST_UFN is larger than 1, or the pause command will be ignored by the hardware.
0XA01F0018	<u>OST_AFN</u>	32	<b>OS timer alignment frame number</b> Specifies OS timer alignment event frame number count. This register value is updated to the OS timer only when OST_CMD.OST_WR is set. The read value of this register may not be the current OS time alignment frame number. The hardware will count down the OST_AFN counter at frame time-out and stop the count-down when the current value is 0. The hardware will set OST_ISR[1] when OST_AFN is 1 or 0 at frame time-out, and the OS timer is in normal mode. OST_AFN is current hardware AFN down counter value, and the software cannot read this register directly. The software can only read the current frame number through the OST_AFN_R register, and there is synchronization latency from OST_AFN to OST_AFN_R.
0XA01F001C	<u>OST_AFN_DLY</u>	32	<b>OS timer alignment frame delay number count</b> Specifies the OS timer alignment event frame delay count due to OS timer pause mode. The software has to use the OST_CMD.OST_RD command to update this register value, or the value may be out of date.
0XA01F0020	<u>OST_UFN_R</u>	32	<b>Current OS timer un-alignment frame number</b> Specifies the OS timer current un-alignment frame number. The software has to use the OST_CMD.OST_RD command to update this register value, or the value may be out of date.
0XA01F0024	<u>OST_AFN_R</u>	32	<b>Current OS timer alignment frame number</b> Specifies the OS timer current alignment frame number. The software has to use the OST_CMD.OST_RD command to update this register value, or the value may be out of date.
0XA01F0030	<u>OST_INT_MASK</u>	32	<b>OS timer interrupt mask</b> Specifies the OS timer interrupt mask control.
0XA01F0040	<u>OST_ISR</u>	32	<b>OS timer interrupt status</b> Specifies the OS timer interrupt status. The software has to write 1 at the corresponding bit to clear the interrupt status bit. OSR_ISR[2-0] are also cleared when the OSR_WR command is executed and AFN, UFN are updated.
0XA01F0050	<u>OST_EVENT_MASK</u>	32	<b>OS timer event mask</b> Specifies which wakeup event will be masked to wake up the OS timer in the OS timer pause mode.

Address	Name	Width	Register function
0XA01F0054	<u>OST_WAKEUP_ST_A</u>	32	OS timer event wakeup status
0XA01F0060	<u>OST_DBG_WAKEUP</u>	32	OS timer debug wakeup

0XA01F0000

## OS Timer Control Register

OST\_CON

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>														<b>OST_DBG</b>	<b>UFN_DOWN</b>	<b>EN</b>
<b>Type</b>														RW	RW	RW
<b>Reset</b>														0	1	0

Overview: This register is only updated when OST\_CMD.OST\_WR is set and OST\_STA.WR\_RDY is high.

Bit(s)	Name	Description
2	OST_DBG	Enables OST wakeup debugging function 0: Disable 1: Enable
1	UFN_DOWN	Enables OST_UFN count-down 0: Disable OST_UFN count-down 1: Enable OST_UFN count-down
0	EN	Enables OS timer 0: OS timer is disabled. Then all internal timers are stopped. 1: OS Timer is enabled. The software has to ensure OST_AFN, OST_UFN, OST_FRAM are configured before enabling the OS timer.

0XA01F0004

## OS Timer Command

OST\_CMD

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>OST_KEY</b>																
WO																
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>OST_CON</b>	<b>OST_AFN</b>	<b>OST_UFN</b>	<b>WR</b>										<b>OST_WR</b>	<b>OST_RD</b>	<b>PAUSE_ST_R</b>
<b>Type</b>	RW	RW	RW											WO	WO	WO
<b>Reset</b>	0	0	0											0	0	0

Overview: The command is only valid when the write data BIT31 to BIT16 is 0x1153.

Bit(s)	Name	Description
31:16	OST_KEY	
15	OST_CON_WR	Updates OST_CON when the OST_WR command is active.

Bit(s)	Name	Description
14	OST_AFN_WR	Updates OST_AFN when the OST_WR command is active.
13	OST_UFN_WR	Updates OST_UFN when the OST_WR command is active.
2	OST_WR	Write 1 to this bit to update the bus clock domain OS timer configuration into the OST SYSCLK domain
1	OST_RD	Write 1 to this bit to update the current OS timer status to the bus clock domain
0	PAUSE_STR	Write 1 to this bit to enable the OS timer pause function. The command will be ignored if the current OST UFN is less than 2. The software has to ensure OST_CMD.OST_WR is completed before the next software pause sequence.

0XA01F0008 OS Timer Status																OST_STA	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																	
Type																	
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	CPU_SLEEP									AFN_DLY_OVER		PAUSE_REQ		CMD_CPL	READ_Y		
Type	RO									RO		RO		RO	RO		
Reset	0									0		0	0	1	0		




Figure 33. Pause command complete and pause request state

Bit(s)	Name	Description
15	CPU_SLEEP	The processor is in the sleep mode. (for debugging) 0: Active 1: Sleep
6	AFN_DLY_OVER	AFN_DLY counter overflows. This bit is cleared when AFN is updated. 0: Does not overflow 1: Overflow
4:3	PAUSE_REQ	An OS timer pause request is pending. A pause command will be completed when the pause command is set. 1. Processor is in the sleep mode (processor clock is off), UFN $\geq$ 2 and no wakeup sources 2. Any wakeup sources are sensed after the pause command is set.

Bit(s)	Name	Description
3	UFN < 2	3. UFN < 2 00: The last pause command request is not completed yet (CP15 is not enable and no wakeup source). 01: The last pause command request is completed with OST pause mode being active. 10: The last pause command request is completed with wakeup sources. 11: The last pause command request is completed with UFN < 2.
1	CMD_CPL	<b>OST command is completed. It takes several clocks from OST_CMD being updated to command being active.</b> 0: OST command is not completed. 1: OST command is completed.
0	READY	<b>OS timer status</b> 0: OST is in pause mode. 1: OST is in normal mode.

0XA01F000C OS Timer Frame Duration																OST_FRM	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	OST_FRM
Name																	OST_FRM
Type																	RW
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	OST_FRM
Name																	RW
Type																	
Reset					1	0	0	0	0	0	1	0	0	1	0	0	1

**Overview:** This register specifies the OS timer frame duration by micron second resolution. The maximum duration is 8ms and minimum duration is 1ms. This register should be set before the OS timer is enabled. The hardware will set up OST\_ISR[0] periodically at frame duration period when the OS timer is enabled.

Bit(s)	Name	Description
12:0	OST_FRM	

0XA01F0010 OS Timer Frame Duration by 32K Clock																OST_FRM_F32K	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	OST_FRM_F32K
Name																	OST_FRM_F32K
Type																	RW
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	OST_FRM_F32K
Name																	RW
Type																	
Reset	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	

**Overview:** This register specifies the OS timer frame duration with 30.5176 micron second (32kHz) resolution. The maximum duration is 8ms and minimum duration is 1ms. This register should be set up before the OS timer is enabled. OST\_FRAM\_F32K\*30.5176us should be less than OST\_FRM\_NUM\*OST\_FRM\*1us - 30.5176us. Set up OST\_FRM\_NUM if the frame duration is shorter than the system settling time.

Bit(s)	Name	Description
15:12	OST_UFN	
11:0	OST_FRM_F32K	

0XA01F0014 OS Timer Un-alignment Frame Number																OST_UFN	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	OST_UFN
<b>Name</b>	<b>OST_UFN[31:16]</b>																
<b>Type</b>	RW																
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>	<b>OST_UFN[15:0]</b>																
<b>Type</b>	RW																
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

**Overview:** This register specifies the OS timer un-alignment event frame number count. This register value is updated to the OS timer only when OST\_CMD.OST\_WR is set. The read value of this register may not be the current OS time un-alignment frame number. The hardware will count down the OST\_UFN counter at frame time-out and stop the count-down when the current value is 0. When the OS timer is in the pause mode, this counter is still active and wakes up the OS timer when OST\_UFN becomes 0 at frame time-out boundary. The software should enable the OS timer pause mode when OST\_UFN is larger than 1, or the pause command will be ignored by hardware.

Bit(s)	Name	Description
31:0	OST_UFN	

0XA01F0018 OS Timer Alignment Frame Number																OST_AFN	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	OST_AFN
<b>Name</b>	<b>OST_AFN[31:16]</b>																
<b>Type</b>	RW																
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>	<b>OST_AFN[15:0]</b>																
<b>Type</b>	RW																
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

**Overview:** This register specifies the OS timer alignment event frame number count. This register value is updated to the OS timer only when OST\_CMD.OST\_WR is set. The read value of this register may not be the current OS time alignment frame number. The hardware will count down the OST\_AFN counter at frame time-out and stop the count-down when the current value is 0. The hardware will set up OST\_ISR[1] when OST\_AFN is 1 or 0 at frame time-out and the OS timer is in the normal mode. OST\_AFN is the current hardware AFN down counter value, and the software cannot read this register directly. The software can only read the current frame number through the OST\_AFN\_R register, and there is synchronization latency from OST\_AFN to OST\_AFN\_R.

Bit(s)	Name	Description
31:0	OST_AFN	

## 0XA01F001C

## OS Timer Alignment Frame Delay Number Count OST\_AFN\_DLY

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	OST_AFN_DLY[31:16]															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	OST_AFN_DLY[15:0]															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview:** This register specifies the OS Timer Alignment event frame delay count due to OS timer pause mode. Software has to use OST\_CMD.OST\_RD command to update this register value, or the value maybe out of date.

Bit(s)	Name	Description
--------	------	-------------

31:0 OST\_AFN\_DLY

## 0XA01F0020

## Current OS Timer Un-alignment Frame Number

## OST\_UFN\_R

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	OST_UFN_R[31:16]															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	OST_UFN_R[15:0]															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview:** This register specifies the OS timer current un-alignment frame number. The software has to use the OST\_CMD.OST\_RD command to update this register value, or the value may be out of date.

Bit(s)	Name	Description
--------	------	-------------

31:0 OST\_UFN\_R

## 0XA01F0024

## Current OS Timer Alignment Frame Number

## OST\_AFN\_R

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	OST_AFN_R[31:16]															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	OST_AFN_R[15:0]															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview:** This register specifies the OS timer current alignment frame number. The software has to use the OST\_CMD.OST\_RD command to update this register value, or the value may be out of date.

Bit(s)	Name	Description
31:0	OST_AFN_R	

0XA01F0030 OS Timer Interrupt Mask																OST_INT_MASK					
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16					
Name																					
Type																					
Reset																					
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
Name																					
Type																					
Reset																		1	1	1	1

**Overview:** This register specifies the OS timer interrupt mask control.

Bit(s)	Name	Description
4:0	OST_INT_MASK	<ul style="list-style-type: none"> <li>0: Mask OS timer frame time-out interrupt</li> <li>1: Mask OS timer alignment frame time-out interrupt</li> <li>2: Mask OS timer un-alignment frame time-out interrupt</li> <li>3: Mask OS timer pause abort interrupt</li> <li>4: Mask OS timer pause interrupt</li> </ul>

0XA01F0040 OS Timer Interrupt Status																OST_ISR					
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16					
Name																					
Type																					
Reset																					
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
Name																					
Type																					
Reset																		0	0	0	0

**Overview:** This register specifies the OS timer interrupt status. The software has to write 1 to the corresponding bit to clear the interrupt status bit. OSR\_ISR[2-0] are also cleared when the OSR\_WR command is executed and AFN, UFN are updated.

Bit(s)	Name	Description
4:0	OST_ISR	<ul style="list-style-type: none"> <li>0: OS timer frame time-out interrupt status</li> <li>1: OS timer alignment frame time-out interrupt status</li> <li>2: OS timer un-alignment frame time-out interrupt status</li> <li>3: OS timer pause abort interrupt status</li> <li>4: OS timer pause interrupt status</li> </ul>

0XA01F0050 OS Timer Event Mask																OST_EVENT_MASK					
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16					

Name																OST_EVENT_MASK [18:16]		
Type																RW		
Reset																0	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name	OST_EVENT_MASK[15:0]																	
Type	RW																	
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

**Overview:** This register specifies which wakeup event will be masked to wake up the OS timer in the OS timer pause mode.

Bit(s)	Name	Description
18:0	OST_EVENT_MASK	

0XA01F0054 OS Timer Event Wakeup Status																OST_WAKEUP_STA			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name																	OST_WAKEUP_STA [18:16]		
Type																	RO		
Reset																	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name	OST_WAKEUP_STA[15:0]																RO		
Type																			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
18:0	OST_WAKEUP_STA	

0XA01F0060 OS Timer Debug Wakeup																OST_DBG_WAKEOSUP			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name	CIRQ_MASK_EN																OST_DBG_WAKEUP_P[18:16]		
Type	RW																		
Reset	0																0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name	OST_DBG_WAKEUP[15:0]																		
Type																			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	CIRQ_MASK_EN	0: Disable cirq mask function 1: Enable cirq mask function
18:0	OST_DBG_WAKEUP	Controls wakeup status in debug timing event1




Figure 34. Debug wakeup events

## 3.7 UART1

### 3.7.1 General Description

The baseband chipset houses two UARTs. The UARTs provide full duplex serial communication channels between baseband chipset and external dev ices.

The UART has M16C450 and M16550A modes of operation, which are compatible with a range of standard software drivers. The extensions have been designed to be broadly software compatible with 16550A variants, but certain areas offer no consensus.

In common with the M16550A, the UART supports word lengths **from 5 to 8 bits, an optional parity bit** and one or two stop bits, and is fully programmable by an 8-bit CPU interface. A 16-bit programmable baud rate generator and an 8-bit scratch register are included, together with separate transmit and receive FIFOs. 8 modem control lines and a diagnostic loop-back mode are provided. UART also includes two DMA handshake lines, indicating when the FIFOs are ready to transfer data to the CPU. Interrupts can be generated from any of the 10 sources.


Note that UART is designed so that all internal operation is synchronized by the CLK signal. This synchronization results in minor timing differences between the UART and industry standard 16550A device, which means that the core is not clock for clock identical to the original device.

After a hardware reset, UART will be in M16C450 mode. Its FIFOs can then be enabled and UART can enter M16550A mode. UART has further functions beyond the M16550A mode. Each of the extended functions can be selected individually under software control.

UART provides more powerful enhancements than the industry-standard 16550:

- Hardware flow control. This feature is very useful when the ISR latency is hard to predict and control in the embedded applications. The MCU is relieved of having to fetch the received data within a fixed amount of time.

Note that in order to enable any of the enhancements, the Enhanced Mode bit, EFR[4], must be set. If EFR[4] is not set, IER[7:5], FCR[5:4], IIR[5:4] and MCR[7:6] cannot be written. The enhanced mode bit ensures that UART is backward compatible with the software that has been written for 16C450 and 16550A devices. **Figure 35** is the block diagram of the UART device.



**Figure 35. Block Diagram of UART1**

### 3.7.2 Register Definition

Module name: UART1 Base address: (+A0080000h)

Address	Name	Width	Register Function
A0080000	<u>RBR</u>	8	<b>RX Buffer Register</b> Note: Only when LCR[7] = 0.
A0080000	<u>THR</u>	8	<b>TX Holding Register</b> Note: Only when LCR[7] = 0
A0080000	<u>DLL</u>	8	<b>Divisor Latch (LS)</b> Divides the bclk frequency Note: Nodified when LCR[7]!=0
A0080004	<u>IER</u>	8	<b>Interrupt Enable Register</b> Note: Only when LCR[7] = 0. By storing 1 to a specific bit position, the interrupt associated with that bit is enabled. Otherwise, the interrupt will be disabled. IER[3:0] are modified when LCR[7] = 0. IER[7:4] are modified when LCR[7] = 0 & EFR[4] = 1.

Address	Name	Width	Register Function
A0080004	<u>DLM</u>	8	<b>Divisor Latch (MS)</b> used to divid the bclk frequency . *NOTE: modified when LCR[7]=0
A0080008	<u>IIR</u>	8	<b>Interrupt Identification Register</b> Note: Only when LCR!=BF'h. Priority is from high to low as the following. IIR[5:0]=0X1: No interrupt pending IIR[5:0]=0X6: Line status interrupt (under IER[2]=1) IIR[5:0]=0Xc: RX data time-out interrupt (under IER[0]=1) IIR[5:0]=0X4: RX data are placed in the RX bBuffer register or the RX trigger level is reached. (under IER[0]=1). IIR[5:0]=0X2: TX holding register is empty or the contents of the TX FIFO have been reduced to its trigger level (under IER[1]=1). IIR[5:0]=0X10: XOFF character received (under IER[5]=1,EFR[4] = 1).
A0080008	<u>FCR</u>	8	<b>FIFO Control Register</b> FCR is used to control the trigger levels of the FIFOs or flush the FIFOs. FCR[7:6] is modified when LCR != BFh FCR[5:4] is modified when LCR != BFh & EFR[4] = 1 FCR[4:0] is modified when LCR != BFh
A0080008	<u>EFR</u>	8	<b>Enhanced Feature Register</b> Note: Only when LCR=BF'h
A008000C	<u>LCR</u>	8	<b>Line Control Register</b> Determines characteristics of serial communication signals.
A0080010	<u>MCR</u>	8	<b>Modem Control Register</b> Controls interface signals of the UART. MCR[5:0] are modified when LCR != 8'hBF, MCR[7] can be read when LCR != 8'hBF & EFR[4] = 1.
A0080010	<u>XON1</u>	8	<b>XON1 Char Register</b> Note: XON1 is modified only when LCR=BF'h.
A0080014	<u>LSR</u>	8	<b>Line Status Register</b> Modified when LCR != BFh.
A0080018	<u>XOFF1</u>	8	<b>XOFF1 Char Register</b> *Note: XOFF1 is modified only when LCR=BF'h.
A008001C	<u>SCR</u>	8	<b>Scratch Register</b> A general purpose read/write register. After reset, its value will be un-defined. Modified when LCR != BFh.
A0080020	<u>AUTOBAUD_EN</u>	8	<b>Auto Baud Detect Enable Register</b>
A0080024	<u>HIGHSPEED</u>	8	<b>High Speed Mode Register</b>
A0080028	<u>SAMPLE_COUNT</u>	8	<b>Sample Counter Register</b> When HIGHSPEED=3, sample_count will be the threshold value for UART sample counter (sample_num). Count from 0 to sample_count.
A008002C	<u>SAMPLE_POINT</u>	8	<b>Sample Point Register</b> When HIGHSPEED=3, UART gets the input data when sample_count=sample_num, e.g. system clock = 13MHz, 921600 = 13000000/14. Therefore, sample_count = 13, and sample point = 6 (sampling the central point to decrease the

Address	Name	Width	Register Function
			inaccuracy) SAMPLE_POINT is usually (SAMPLE_COUNT-1)/2 without decimal.
A0080030	<u>AUTOBAUD_REG</u>	8	<b>Auto Baud Monitor Register</b> the autobaud detection state ,it will not change until enable the autobaud_en again.
A0080034	<u>RATEFIX_AD</u>	8	<b>Clock Rate Fix Register</b>
A0080038	<u>AUTOBAUDSAMPLE</u>	8	<b>Auto Baud Sample Register</b> Since the system clock may change, autobaud sample duration should change as the system clock changes. When system clock = 13MHz, autobaudsample = 6; when system clock = 26MHz, autobaudsample = 13. When system clock = 52MHz, autobaudsample = 27.
A008003C	<u>GUARD</u>	8	<b>Guard Time Added Register</b>
A0080040	<u>ESCAPE_DAT</u>	8	<b>Escape Character Register</b>
A0080044	<u>ESCAPE_EN</u>	8	<b>Escape Enable Register</b>
A0080048	<u>SLEEP_EN</u>	8	<b>Sleep Enable Register</b>
A008004C	<u>DMA_EN</u>	8	<b>DMA Enable Register</b>
A0080050	<u>RXTRI_AD</u>	8	<b>Rx Trigger Address</b>
A0080054	<u>FRACTDIV_L</u>	8	<b>Fractional Divider LSB Address</b>
A0080058	<u>FRACTDIV_M</u>	8	<b>Fractional Divider MSB Address</b>
A008005C	<u>FCR_RD</u>	8	<b>FIFO Control Register</b>

 A0080000 RBR RX Buffer Register 00 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																RBR
Type																RU
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	RBR	<b>Read-only register</b> The received data can be read by accessing this register. Only when LCR[7] = 0.

 A0080000 THR TX Holding Register 00 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																THR
Type																WO
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	THR	<b>TX Holding Register</b> Write-only register. The data to be transmitted are written to this register and sent to the PC via serial communication. Only when LCR[7] = 0.

## A0080000 DLL

## Divisor Latch (LS)

01

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												DLL				
Type												RW				
Reset									0	0	0	0	0	0	0	1

## Bit(s) Name

## Description

7:0 DLL

Divisor latch low 8-bit data

Note: Modified when LCR[7]!=0.

## A0080004 IER

## Interrupt Enable Register

00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									CTSI	RTSI	XOFFI		EDSSI	ELSI	ETBEI	ERBFI
Type									RW	RW	RW		RW	RW	RW	RW
Reset									0	0	0		0	0	0	0

## Bit(s) Name

## Description

7 CTSI

Masks an interrupt that is generated when a rising edge is detected on the CTS modem control line.

Note: This interrupt is only enabled when hardware flow control is enabled.

0: Mask an interrupt that is generated when a rising edge is detected on the CTS modem control line.

1: Unmask an interrupt that is generated when a rising edge is detected on the CTS modem control line.

6 RTSI

Masks an interrupt that is generated when a rising edge is detected on the RTS modem control line.

Note: This interrupt is only enabled when hardware flow control is enabled.

0: Mask an interrupt that is generated when a rising edge is detected on the RTS modem control line.

1: Unmask an interrupt that is generated when a rising edge is detected on the RTS modem control line.

5 XOFFI

Masks an interrupt that is generated when an XOFF character is received.

Note: This interrupt is only enabled when software flow control is enabled.

0: Mask an interrupt that is generated when an XOFF character is received.

1: Unmask an interrupt that is generated when an XOFF character is received.

3 EDSSI

When set to 1, an interrupt will be generated if DCTS (MSR[0]) becomes set.

0: No interrupt is generated if DCTS (MSR[0]) becomes set.

1: An interrupt is generated if DCTS (MSR[0]) becomes set.

2 ELSI

When set to 1, an interrupt will be generated if BI, FE, PE or OE (LSR[4:1]) becomes set.

0: No interrupt is generated if BI, FE, PE or OE (LSR[4:1]) becomes set.

1: An interrupt is generated if BI, FE, PE or OE (LSR[4:1]) becomes set.

1 ETBEI

When set to 1, an interrupt will be generated if the TX holding register is empty or the contents of the TX FIFO have been reduced to its trigger level.

0: No interrupt will be generated if the TX holding register is empty or the contents of the TX FIFO have been reduced to its trigger level.

1: An interrupt will be generated if the TX holding register is empty or the

Bit(s)	Name	Description
0	ERBFI	<p>contents of the TX FIFO have been reduced to its trigger level.</p> <p><b>When set to 1, an interrupt will be generated if RX data are placed in RX buffer register or the RX trigger level is reached.</b></p> <p>0: No interrupt will be generated if RX data are placed in the RX buffer register or the RX trigger level is reached.</p> <p>1: An interrupt will be generated if RX Data are placed in the RX buffer register or the RX trigger level is reached.</p>

A0080004 DLM Divisor Latch (MS) 00																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	DLM															
<b>Type</b>	RW															
<b>Reset</b>	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															

Bit(s)	Name	Description
7:0	DLM	<p><b>Divisor latch high 8-bit data</b></p> <p><i>Note: Modified when LCR[7]=0. DLL &amp; DLM can only be updated when DLAB(LCR[7]) is set to 1. Division by 1 will generate a BAUD signal that is constantly high. DLL &amp; DLM setting formula is {DLH,DLL}=(system clock frequency/baud_pulse/baud_rate).</i></p> <p>When RATE_FIX(RATEFIX_AD[0])=0, system clock frequency = 52MHz.</p> <p>When RATE_FIX(RATEFIX_AD[0])=1 and RATE_FIX(RATEFIX_AD[2])=0, system clock frequency = 26MHz.</p> <p>When RATE_FIX(RATEFIX_AD[0])=1 and RATE_FIX(RATEFIX_AD[2])=1, system clock frequency = 13MHz.</p> <p>For baud_pulse value, refer to HIGH_SPEED(offset=24H) register</p> <p>For example, when at 52MHz, default speed mode and 115200 baud rate, {DLH,DLL}=52MHz/16/115200=28.</p>

A0080008 IIR Interrupt Identification Register 01																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	FIFOE															
<b>Type</b>	RO															
<b>Reset</b>	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1															

Bit(s)	Name	Description																					
7:6	FIFOE																						
5:0	ID	<p><b>IIR[5:0] Priority level interrupt source</b></p> <table> <tr> <td>000001</td> <td>-</td> <td>No interrupt pending</td> </tr> <tr> <td>000110</td> <td>1</td> <td>Line status interrupt: BI, FE, PE or OE set in LSR. (Under IER[2]=1)</td> </tr> <tr> <td>001100</td> <td>2</td> <td>RX data time-out: Time-out on character in RX FIFO. (Under IER[0]=1)</td> </tr> <tr> <td>000100</td> <td>3</td> <td>RX data received: RX data received or RX trigger level reached. (Under IER[0]=1)</td> </tr> <tr> <td>000010</td> <td>4</td> <td>TX holding register empty:</td> </tr> <tr> <td>000000</td> <td>5</td> <td>Modem status change: DCTS set in MSR. (Under IER[3]=1)</td> </tr> <tr> <td>010000</td> <td>6</td> <td>TX Holding Register empty or TX FIFO trigger level reached. (Under IER[1]=1) Software flow control:</td> </tr> </table>	000001	-	No interrupt pending	000110	1	Line status interrupt: BI, FE, PE or OE set in LSR. (Under IER[2]=1)	001100	2	RX data time-out: Time-out on character in RX FIFO. (Under IER[0]=1)	000100	3	RX data received: RX data received or RX trigger level reached. (Under IER[0]=1)	000010	4	TX holding register empty:	000000	5	Modem status change: DCTS set in MSR. (Under IER[3]=1)	010000	6	TX Holding Register empty or TX FIFO trigger level reached. (Under IER[1]=1) Software flow control:
000001	-	No interrupt pending																					
000110	1	Line status interrupt: BI, FE, PE or OE set in LSR. (Under IER[2]=1)																					
001100	2	RX data time-out: Time-out on character in RX FIFO. (Under IER[0]=1)																					
000100	3	RX data received: RX data received or RX trigger level reached. (Under IER[0]=1)																					
000010	4	TX holding register empty:																					
000000	5	Modem status change: DCTS set in MSR. (Under IER[3]=1)																					
010000	6	TX Holding Register empty or TX FIFO trigger level reached. (Under IER[1]=1) Software flow control:																					

Bit(s)	Name	Description
100000	XOFF	XOFF Character received. (Under IER[5]=1)
7		Hardware flow control: CTS or RTS Rising Edge. (Under IER[7]=1 or IER[6]=1)
		<b>Line status interrupt:</b> A RX line status interrupt (IIR[5:0] = 000110b) will be generated if ELSI (IER[2]) is set and any of BI, FE, PE or OE (LSR[4:1]) becomes set. The interrupt is cleared by reading the line status register.
		<b>RX data time-out interrupt:</b> When the virtual FIFO mode is disabled, RX data time-out interrupt will be generated if all of the following conditions are applied: 1. FIFO contains at least one character. 2. The most recent character is received longer than four character periods ago (including all start, parity and stop bits); 3. The most recent CPU read of the FIFO is longer than four character periods ago.  The timeout timer is restarted upon receipt of a new byte from the RX shift register or upon a CPU read from the RX FIFO. The RX data time-out interrupt is enabled by setting EFRBI (IER[0]) to 1 and is cleared by reading RX FIFO.
		When the virtual FIFO mode is enabled, RX data time-out interrupt will be generated if all of the following conditions are applied: 1. FIFO is empty. 2. The most recent character is received longer than four character periods ago (including all start, parity and stop bits). 3. The most recent CPU read of the FIFO is longer than four character periods ago.  The timeout timer is restarted upon receipt of a new byte from the RX shift register or reading DMA_EN register. The RX Data Timeout Interrupt is enabled by setting EFRBI (IER[0]) to 1 and is cleared by reading DMA_EN register.
		<b>RX data received interrupt:</b> A RX received interrupt (IIR[5:0] = 000100b) is generated if EFRBI (IER[0]) is set and either RX data are placed in the RX buffer register or the RX trigger level is reached. The interrupt is cleared by reading the RX buffer register or the RX FIFO (if enabled).
		<b>TX holding register empty interrupt:</b> A TX holding register empty interrupt (IIR[5:0] = 000010b) is generated if ETRBI (IER[1]) is set and either the TX holding register is empty or the contents of the TX FIFO are reduced to its trigger level. The interrupt is cleared by writing to the TX holding register or TX FIFO if FIFO is enabled.
		<b>Modem status change interrupt:</b> A modem status change Interrupt (IIR[5:0] = 000000b) will be generated if EDSSI (IER[3]) is set and e DCTS (MSR[3:0]) becomes set. The interrupt is cleared by reading the modem status register.
		<b>Software flow control interrupt:</b> A software flow control interrupt (IIR[5:0] = 010000b) will be generated if the software flow control is enabled and XOFFI (IER[5]) becomes set, indicating that an XOFF character has been received. The interrupt is cleared by reading the interrupt identification register.
		<b>Hardware flow control interrupt:</b> A hardware flow control interrupt (IER[5:0] = 100000b) will be generated if the hardware flow control is enabled and either RTSI (IER[6]) or CTSI (IER[7]) becomes set indicating that a rising edge has been detected on either the RTS/CTS modem control line. The interrupt is cleared by reading the interrupt identification register.

## A0080008 FCR FIFO Control Register 00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									RFTL1_RFTL 0	TFTL1_TFTL 0			CLRT	CLRR	FIFOE	
Type									WO	WO			WO	WO	WO	
Reset									0	0	0	0	0	0	0	

Bit(s)	Name	Description
7:6	RFTL1_RFTL0	<b>RX FIFO trigger threshold</b> RX FIFO contains total 32 bytes. 0: 1 1: 6 2: 12 3: RXTRIG
5:4	TFTL1_TFTL0	<b>TX FIFO trigger threshold</b> TX FIFO contains total 32 bytes. 0: 1 1: 4 2: 8 3: 14
2	CLRT	<b>Control bit to clear TX FIFO</b> 0: No effect 1: Clear TX FIFO
1	CLRR	<b>Control bit to clear RX FIFO</b> 0: No effect 1: Clear RX FIFO
0	FIFOE	<b>Enables FIFO</b> This bit must be set to 1 for any of other bits in the registers to have any effect. 0: Disable both RX and TX FIFOs. 1: Enable both RX and TX FIFOs.

## A0080008 EFR Enhanced Feature Register 00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									AUTO_CTS	AUTO_RTS		ENAB_E			SW_FLOW_CONT	
Type									RW	RW			RW		RW	
Reset									0	0		0	0	0	0	

Bit(s)	Name	Description
7	AUTO_CTS	<b>Enables hardware transmission flow control</b> 0: Disable 1: Enable
6	AUTO_RTS	<b>Enables hardware reception flow control</b> 0: Disable 1: Enable
4	ENABLE_E	<b>Enables enhancement feature</b> 0: Disable 1: Enable

Bit(s)	Name	Description
3:0	SW_FLOW_CONT	<p><b>Software flow control bits</b></p> <p>00xx: No TX flow control      01xx: No TX flow control      10xx: Transmit XON1/XOFF1 as flow control bytes      xx00: No RX flow control      xx01: No RX flow control      xx10: Receive XON1/XOFF1 as flow control bytes</p>

A008000C	LCR	Line Control Register	00													
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>									DLAB	SB	SP	EPS	PEN	STB	WLS1_WLS0	
<b>Type</b>									RW	RW	RW	RW	RW	RW	RW	
<b>Reset</b>									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	DLAB	<p><b>Divisor latch access bit</b></p> <p>0: RX and TX registers are read/written at Address 0 and the IER register is read/written at Address 4.      1: Divisor Latch LS is read/written at Address 0 and the Divisor Latch MS is read/written at Address 4.</p>
6	SB	<p><b>Set break</b></p> <p>0: No effect      1: SOUT signal is forced to the 0 state.</p>
5	SP	<p><b>Stick parity</b></p> <p>0: No effect.      1: The parity bit is forced to a defined state, depending on the states of EPS and PEN: If EPS=1 &amp; PEN=1, the parity bit will be set and checked = 0. If EPS=0 &amp; PEN=1, the parity bit will be set and checked = 1.</p>
4	EPS	<p><b>Selects even parity</b></p> <p>0: When EPS=0, an odd number of ones is sent and checked.      1: When EPS=1, an even number of ones is sent and checked.</p>
3	PEN	<p><b>Enables parity</b></p> <p>0: The parity is neither transmitted nor checked.      1: The parity is transmitted and checked.</p>
2	STB	<p><b>Number of STOP bits</b></p> <p>0: One STOP bit is always added.      1: Two STOP bits are added after each character is sent; unless the character length is 5 when 1 STOP bit is added.</p>
1:0	WLS1_WLS0	<p><b>Selects word length</b></p> <p>0: 5 bits      1: 6 bits      2: 7 bits      3: 8 bits</p>

A0080010	MCR	Modem Control Register	00													
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>									XOFF STAT US			Loop			RTS	

Type								RU			RW			RW
Reset								0			0			0

Bit(s)	Name	Description
7	XOFF_STATUS	<b>Read-only bit</b> 0: When an XON character is received. 1: When an XOFF character is received.
4	Loop	<b>Loop-back control bit</b> 0: No loop-back is enabled. 1: Loop-back mode is enabled.
1	RTS	<b>Controls the state of the output NRTS, even in loop mode.</b> 0: RTS will always output 1. 1: RTS's output will be controlled by flow control condition.

A0080010 XON1 XON1 Char Register 00																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																XON1
Type																RW
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	XON1	<b>XON1 character for software flow control</b> Modified only when LCR=BF'h.

A0080014 LSR Line Status Register 60																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									FIFOE RR	TEM <b>T</b>	THRE	BI	FE	PE	OE	DR
Type									RU	RU	RU	RU	RU	RU	RU	RU
Reset									0	1	1	0	0	0	0	0

Bit(s)	Name	Description
7	FIFOERR	<b>RX FIFO error indicator</b> 0: No PE, FE, BI set in the RX FIFO. 1: Set to 1 when there is at least one PE, FE or BI in the RX FIFO.
6	TEM <b>T</b>	<b>TX holding register (or TX FIFO) and the TX shift register are empty.</b> 0: Empty conditions below are not met. 1: If FIFOs are enabled, the bit will be set whenever the TX FIFO and the TX shift register are empty. If FIFOs are disabled, the bit will be set whenever TX holding register and TX shift register are empty.
5	THRE	<b>Indicates if there is room for TX holding register or TX FIFO is reduced to its trigger level</b> 0: Reset whenever the contents of the TX FIFO are more than its trigger level (FIFOs are enabled), or whenever TX holding register is not empty (FIFOs are disabled). 1: Set whenever the contents of the TX FIFO are reduced to its trigger level (FIFOs are enabled), or whenever TX holding register is empty and ready to accept new data (FIFOs are disabled).
4	BI	<b>Break interrupt</b>

Bit(s)	Name	Description
3	FE	<p><b>Framing error</b></p> <p>0: Reset by the CPU reading this register            1: If the FIFOs are disabled, this bit will be set whenever the SIN is held in the 0 state for more than one transmission time (START bit + DATA bits + PARITY + STOP bits).            If the FIFOs are enabled, this error will be associated with a corresponding character in the FIFO and is flagged when this byte is at the top of the FIFO. When a break occurs, only one zero character is loaded into the FIFO: The next character transfer is enabled when SIN goes into the marking state and receives the next valid start bit.</p>
2	PE	<p><b>Parity error</b></p> <p>0: Reset by the CPU reading this register            1: If the FIFOs are disabled, this bit will be set if the received data do not have a valid STOP bit. If the FIFOs are enabled, the state of this bit will be revealed when the byte it refers to is the next to be read.</p>
1	OE	<p><b>Overrun error</b></p> <p>0: Reset by the CPU reading this register.            1: If the FIFOs are disabled, this bit will be set if the RX buffer is not read by the CPU before the new data from the RX shift register overwrites the previous contents. If the FIFOs are enabled, an overrun error will occur when the RX FIFO is full and the RX shift register becomes full. OE will be set as soon as this happens. The character in the shift register is then overwritten, but not transferred to the FIFO.</p>
0	DR	<p><b>Data ready</b></p> <p>0: Cleared by the CPU reading the RX buffer or by reading all the FIFO bytes.            1: Set by the RX buffer becoming full or by the FIFO becoming no empty.</p>

A0080018 <u>XOFF1</u> XOFF1 Char Register 00																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>XOFF1</b>																
RW																
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0																

Bit(s)	Name	Description
7:0	XOFF1	<p><b>XOFF1 character for software flow control</b></p> <p>Modified only when LCR=BF'h.</p>

A008001C <u>SCR</u> Scratch Register 00																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>SCR</b>																
RW																
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0																

Bit(s)	Name	Description
7:0	SCR	<p><b>General purpose read/write register</b></p>

Bit(s)	Name	Description
		After reset, its value will be undefined. Modified when LCR != BFh.

 A0080020 AUTOBAUD\_EN Auto Baud Detect Enable Register 00 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SLEEP_AC_SEL															
Type	RW															
Reset	0	0														

Bit(s)	Name	Description
2	SLEEP_ACK_SEL	<b>Selects sleep ack when autobaud_en</b> 0: Support sleep_ack when autobaud_en is opened . 1: Does not support sleep_ack when autobaud_en is opened .
1	AUTOBAUD_SEL	<b>Selects auto-baud</b> 0: Support standard baud rate detection 1: Support non_standard baud rate detection (support baud from 110 to 115200; recommended to use 52MHz to auto fix) .
0	AUTOBAUD_EN	<b>Auto-baud enabling signal</b> 0: Disable auto-baud function 1: Enable auto-baud function (UARTn+0024h SPEED should be set to 0.) <i>Note: When AUTOBAUD_EN is active, there should not be A*/a* char before the auto baud char AT/at. If A*/a* is Inevitable, autobaud will fail and please disable AUTOBAUD_EN to reset the autobaud feature and autobaud_en again.</i>

 A0080024 HIGHSPEED High Speed Mode Register 00 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SPEED															
Type	RW															
Reset	0	0														

Bit(s)	Name	Description
1:0	SPEED	<b>UART sample counter base</b> 0: Based on 16*baud_pulse, baud_rate = system clock frequency/16/{DLH, DLL} 1: Based on 8*baud_pulse, baud_rate = system clock frequency/8/{DLH, DLL} 2: Based on 4*baud_pulse, baud_rate = system clock frequency/4/{DLH, DLL} 3: Based on sampe_count * baud_pulse, baud_rate = system clock frequency / (sampe_count+1)/{DLM, DLL}

 A0080028 SAMPLE\_COUN Sample Counter Register 00 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SAMPLECOUNT															
Type	RW															
Reset	0	0														

Bit(s)	Name	Description
7:0	SAMPLECOUNT	Only useful when HIGHSPEED mode = 3.

 A008002C SAMPLE\_POINT Sample Point Register FF 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																<b>SAMPLEPOINT</b>
Type																RW
Reset									1	1	1	1	1	1	1	1

Bit(s)	Name	Description
7:0	SAMPLEPOINT	SAMPLE_POINT is usually (SAMPLE_COUNT-1)/2 without decimal. Effective only when HIGHSPEED=3.

 A0080030 AUTOBAUD\_RE Auto Baud Monitor Register 00 G 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																<b>BAUD_STAT</b>
Type																<b>BAUD_RATE</b>
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:4	BAUD_STAT	Autobaud state (only true value in standard autobaud detection) 0: Autobaud is detecting. 1: AT_7N1 2: AT_7O1 3: AT_7E1 4: AT_8N1 5: AT_8O1 6: AT_8E1 7: at_7N1 8: at_7E1 9: at_7O1 10: at_8N1 11: at_8E1 12: at_8O1 13: Autobaud detection fails
3:0	BAUD_RATE	Autobaud baud rate (only true value in standard autobaud detection) 0: 115,200 1: 57,600 2: 38,400 3: 19,200 4: 9,600 5: 4,800 6: 2,400 7: 1,200 8: 300 9: 110

## A0080034 RATEFIX\_AD Clock Rate Fix Register

00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														FREQ_SEL	AUTOBAUD_RATE_SEL	RATE_FIX
Type														RW	RW	RW
Reset														0	0	0

Bit(s)	Name	Description
2	FREQ_SEL	0: Select 26MHz as system clock 1: Select 13MHz as system clock
1	AUTOBAUD_RATE_FI_X	0: Use 52MHz as system clock for UART auto baud detection 1: Use 26MHz/13MHz (depending on FREQ_SEL) as system clock for UART auto baud detection
0	RATE_FIX	0: Use 52MHz as system clock for UART TX/RX 1: Use 26MHz/13MHz (depending on FREQ_SEL) as system clock for UART TX/RX

## A0080038 AUTOBAUDSA\_MPLE Auto Baud Sample Register

0D

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name																AUTOBAUDSAMPLE			
Type																RW			
Reset														0	0	1	1	0	1

Bit(s)	Name	Description
<b>clk division for autobaud rate detection</b>		
For standard baud rate detection.		
System clk 52m: 'd 27		
5:0	AUTOBAUDSAMPLE	System clk 26m: 'd 13
System clk 13m: 'd 6		
For non-standard baud rate detection.		
:15.		

## A008003C GUARD Guard Time Added Register

0F

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name														GUARD_EN		GUARD_CNT		
Type														RW		RW		
Reset														0	1	1	1	1

Bit(s)	Name	Description
4	GUARD_EN	Guard interval add enabling signal 0: No guard interval added 1: Add guard interval after stop bit.
3:0	GUARD_CNT	Guard interval count value Guard interval = [1/(system clock/div_step/div)]*GUARD_CNT.

A0080040 ESCAPE\_DAT Escape Character Register 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																<b>ESCAPE_DAT</b>
Type																RW
Reset												1	1	1	1	1

Bit(s)	Name	Description
7:0	ESCAPE_DAT	<p><b>Escape character added before software flow control data and escape character</b></p> <p>If TX data are xon (31h), with esc_en =1, UART will transmit data as esc + CEh (~xon).</p>

 A0080044 ESCAPE\_EN Escape Enable Register 

00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																<b>ESC_EN</b>
Type																RW
Reset																0

Bit(s)	Name	Description
0	ESC_EN	<p><b>Adds escape character in transmitter and removes escape character in receiver by UART</b></p> <p>0: Does not deal with the escape character 1: Add escape character in transmitter and remove escape character in receiver</p>

 A0080048 SLEEP\_EN Sleep Enable Register 

00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																<b>SLEEP_EN</b>
Type																RW
Reset																0

Bit(s)	Name	Description
0	SLEEP_EN	<p><b>For sleep mode issue</b></p> <p>0: Does not deal with sleep mode indicate signal 1: Activate hardware flow control or software control according to software initial setting when the chip enters sleep mode. Release hardware flow when the chip wakes up. However, for software control, UART sends xon when awaken and when FIFO does not reach threshold level.</p>

 A008004C DMA\_EN DMA Enable Register 

00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																<b>TO_C</b>
																<b>FIFO_INT_A</b>
																<b>UTORST</b>
																<b>TX_D</b>
																<b>MA_E</b>
																<b>RX_D</b>
																<b>MA_E</b>

Type										RW	RW	RW	RW
Reset									0	0	0	0	0

Bit(s)	Name	Description
3	FIFO_Lsr_sel	<b>Selects FIFO LSR mode</b> 0: LSR will hold the first line status error state until you read the LSR register. 1: LSR will update automatically.
2	TO_CNT_AUTORST	<b>Time-out counter auto reset register</b> 0: After RX time-out happens, SW shall reset the interrupt by reading UART 0x4C. 1: The time-out counter will be auto reset. Set this register when Rain's new DMA is used.
1	TX_DMA_EN	<b>TX_DMA mechanism enabling signal</b> 0: Does not use DMA in TX 1: Use DMA in TX. When this register is enabled, the flow control will be based on the DMA threshold and generate a time-out interrupt for DMA.for DMA.
0	RX_DMA_EN	<b>RX_DMA mechanism enabling signal</b> 0: Does not use DMA in RX 1: Use DMA in RX. When this register is enabled, the flow control will be based on the DMA threshold and generate a time-out interrupt

A0080050 <u>RXTRI_AD</u> Rx Trigger Address 00																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																<b>RXTRIG</b>
Type																<b>RW</b>
Reset																0 0 0 0

Bit(s)	Name	Description
3:0	RXTRIG	When {rtm,rtl}=2'b11, the RX FIFO threshold will be Rxtrig. The value is suggested to be smaller than half of RX FIFO size, which is 32 bytes.

A0080054 <u>FRACDIV_L</u> Fractional Divider LSB Address 00																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																<b>FRACDIV_L</b>
Type																<b>RW</b>
Reset																0 0 0 0

Bit(s)	Name	Description
7:0	FRACDIV_L	Adds sampling count (+1) from state data7 to data0 to contribute fractional divisor.only when high_speed=3.

A0080058 <u>FRACDIV_M</u> Fractional Divider MSB Address 00																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																<b>FRACDIV_M</b>
Type																<b>RW</b>
Reset																0 0

Bit(s)	Name	Description
1:0	FRACDIV_M	Adds sampling count when in state stop to parity to contribute fractional divisor.only when high_speed=3.

A008005C FCR RD FIFO Control Register 00																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									RFTL1_RFTL	TFTL1_TFTL			CLRT	CLRR	FIFOE	
Type									RO	RO			RO	RO	RO	
Reset									0	0	0	0	0	0	0	

Bit(s)	Name	Description
7:6	RFTL1_RFTL0	<b>RX FIFO trigger threshold</b> RX FIFO contains total 32 bytes. 0: 1 1: 6 2: 12 3: RXTRIG
5:4	TFTL1_TFTL0	<b>TX FIFO trigger threshold</b> TX FIFO contains total 32 bytes. 0: 1 1: 4 2: 8 3: 14
2	CLRT	0: TX FIFO is not cleared. 1: TX FIFO is cleared.
1	CLRR	0: RX FIFO is not cleared. 1: RX FIFO is cleared.
0	FIFOE	<b>Enables FIFO</b> This bit must be set to 1 for any of other bits in the registers to have any effect. 0: RX and TX FIFOs are not enabled. 1: RX and TX FIFOs are enabled.

## 3.8 UART2

### 3.8.1 General Description

The baseband chipset houses two UARTs. The UARTs provide full duplex serial communication channels between baseband chipset and external dev ices.

The UART has M16C450 and M16550A modes of operation, which are compatible with a range of standard software drivers. The extensions have been designed to be broadly software compatible with 16550A variants, but certain areas offer no consensus.

In common with the M16550A, the UART supports word lengths **from 5 to 8 bits, an optional parity bit** and one or two stop bits, and is fully programmable by an 8-bit CPU interface. A 16-bit programmable baud rate generator and an 8-bit scratch register are included, together with separate

transmit and receive FIFOs. 8 modem control lines and a diagnostic loop-back mode are provided. UART also includes two DMA handshake lines, indicating when the FIFOs are ready to transfer data to the CPU. Interrupts can be generated from any of the 10 sources.

Note that UART is designed so that all internal operation is synchronized by the CLK signal. This synchronization results in minor timing differences between the UART and industry standard 16550A device, which means that the core is not clock for clock identical to the original device.

After a hardware reset, UART will be in M16C450 mode. Its FIFOs can then be enabled and UART can enter M16550A mode. UART has further functions beyond the M16550A mode. Each of the extended functions can be selected individually under software control.

UART provides more powerful enhancements than the industry-standard 16550:

- Hardware flow control. This feature is very useful when the ISR latency is hard to predict and control in the embedded applications. The MCU is relieved of having to fetch the received data within a fixed amount of time.

Note that in order to enable any of the enhancements, the Enhanced Mode bit, EFR[4], must be set. If EFR[4] is not set, IER[7:5], FCR[5:4], IIR[5:4] and MCR[7:6] cannot be written. The enhanced mode bit ensures that UART is backward compatible with the software that has been written for 16C450 and 16550A devices. Figure 36 is the block diagram of the UART device.




Figure 36. Block Diagram of UART2

### 3.8.2 Register Definition

Module name: UART2 Base address: (+A0090000h)

Address	Name	Width	Register Function
A0090000	<u>RBR</u>	8	RX Buffer Register

Address	Name	Width	Register Function
			Note: Only when LCR[7] = 0.
A0090000	<u>THR</u>	8	<b>TX Holding Register</b> Note: Only when LCR[7] = 0
A0090000	<u>DLL</u>	8	<b>Divisor Latch (LS)</b> Divides the bclk frequency Note: Modified when LCR[7]=0
A0090004	<u>IER</u>	8	<b>Interrupt Enable Register</b> Note: Only when LCR[7] = 0. By storing 1 to a specific bit position, the interrupt associated with that bit is enabled. Otherwise, the interrupt will be disabled. IER[3:0] are modified when LCR[7] = 0. IER[7:4] are modified when LCR[7] = 0 & EFR[4] = 1.
A0090004	<u>DLM</u>	8	<b>Divisor Latch (MS)</b> Used to divide the bclk frequency . *NOTE: modified when LCR[7]=0
A0090008	<u>IIR</u>	8	<b>Interrupt Identification Register</b> Note: Only when LCR!=BF'h. Priority is from high to low as the following. IIR[5:0]=0X1: No interrupt pending IIR[5:0]=0X6: Line status interrupt (under IER[2]=1) IIR[5:0]=0Xc: RX data time-out interrupt (under IER[0]=1) IIR[5:0]=0X4: RX data are placed in the RX buffer register or the RX trigger level is reached. (under IER[0]=1). IIR[5:0]=0X2: TX holding register is empty or the contents of the TX FIFO have been reduced to its trigger level (under IER[1]=1). IIR[5:0]=0X10: XOFF character received (under IER[5]=1,EFR[4] = 1).
A0090008	<u>FCR</u>	8	<b>FIFO Control Register</b> FCR is used to control the trigger levels of the FIFOs or flush the FIFOs. FCR[7:6] is modified when LCR != BFh FCR[5:4] is modified when LCR != BFh & EFR[4] = 1 FCR[4:0] is modified when LCR != BFh
A0090008	<u>EFR</u>	8	<b>Enhanced Feature Register</b> Note: Only when LCR=BF'h
A009000C	<u>LCR</u>	8	<b>Line Control Register</b> Determines characteristics of serial communication signals.
A0090010	<u>MCR</u>	8	<b>Modem Control Register</b> Controls interface signals of the UART. MCR[5:0] are modified when LCR != 8'hBF, MCR[7] can be read when LCR != 8'hBF & EFR[4] = 1.
A0090010	<u>XON1</u>	8	<b>XON1 Char Register</b> Note: XON1 is modified only when LCR=BF'h.
A0090014	<u>LSR</u>	8	<b>Line Status Register</b> Modified when LCR != BFh.
A0090018	<u>XOFF1</u>	8	<b>XOFF1 Char Register</b> *Note: XOFF1 is modified only when LCR=BF'h.
A009001C	<u>SCR</u>	8	<b>Scratch Register</b> A general purpose read/write register. After reset, its value

Address	Name	Width	Register Function
			will be un-defined. Modified when LCR != BFh.
A0090020	<u>AUTOBAUD_EN</u>	8	<b>Auto Baud Detect Enable Register</b>
A0090024	<u>HIGHSPEED</u>	8	<b>High Speed Mode Register</b>
A0090028	<u>SAMPLE_COUNT</u>	8	<b>Sample Counter Register</b> When HIGHSPEED=3, sample_count will be the threshold value for UART sample counter (sample_num). Count from 0 to sample_count.
A009002C	<u>SAMPLE_POINT</u>	8	<b>Sample Point Register</b> When HIGHSPEED=3, UART gets the input data when sample_count=sample_num, e.g. system clock = 13MHz, 921600 = 13000000/14. Therefore, sample_count = 13, and sample point = 6 (sampling the central point to decrease the inaccuracy) SAMPLE_POINT is usually (SAMPLE_COUNT-1)/2 without decimal.
A0090030	<u>AUTOBAUD_REG</u>	8	<b>Auto Baud Monitor Register</b> the autobaud detection state ,it will not change until enable the autobaud_en again.
A0090034	<u>RATEFIX_AD</u>	8	<b>Clock Rate Fix Register</b>
A0090038	<u>AUTOBAUDSAMPLE</u>	8	<b>Auto Baud Sample Register</b> Since the system clock may change, autobaud sample duration should change as the system clock changes. When system clock = 13MHz, autobaudsample = 6; when system clock = 26MHz, autobaudsample = 13. When system clock = 52MHz, autobaudsample = 27.
A009003C	<u>GUARD</u>	8	<b>Guard Time Added Register</b>
A0090040	<u>ESCAPE_DAT</u>	8	<b>Escape Character Register</b>
A0090044	<u>ESCAPE_EN</u>	8	<b>Escape Enable Register</b>
A0090048	<u>SLEEP_EN</u>	8	<b>Sleep Enable Register</b>
A009004C	<u>DMA_EN</u>	8	<b>DMA Enable Register</b>
A0090050	<u>RXTRI_AD</u>	8	<b>Rx Trigger Address</b>
A0090054	<u>FRACTDIV_L</u>	8	<b>Fractional Divider LSB Address</b>
A0090058	<u>FRACTDIV_M</u>	8	<b>Fractional Divider MSB Address</b>
A009005C	<u>FCR_RD</u>	8	<b>FIFO Control Register</b>

A0090000 RBR RX Buffer Register 00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																RBR
Type																RU
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	RBR	<b>Read-only register</b> The received data can be read by accessing this register. Only when LCR[7] = 0.

A0090000    THR

## TX Holding Register

00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																THR
Type																WO
Reset												0	0	0	0	0

Bit(s)   Name

## Description

## TX Holding Register

7:0   THR   Write-only register. The data to be transmitted are written to this register and sent to the PC via serial communication.  
 Only when LCR[7] = 0.

 A0090000    DLL

## Divisor Latch (LS)

01

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																DLL
Type																RW
Reset												0	0	0	0	1

Bit(s)   Name

## Description

7:0   DLL   Divisor latch low 8-bit data  
 Note: Modified when LCR[7]!=0.

 A0090004    IER

## Interrupt Enable Register

00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									CTSI	RTSI	XOFFI		EDSSI	ELSI	ETBEI	ERBFI
Type									RW	RW	RW		RW	RW	RW	RW
Reset									0	0	0		0	0	0	0

Bit(s)   Name

## Description

- 7   CTSI   Masks an interrupt that is generated when a rising edge is detected on the CTS modem control line.  
 Note: This interrupt is only enabled when hardware flow control is enabled.  
 0: Mask an interrupt that is generated when a rising edge is detected on the CTS modem control line.  
 1: Unmask an interrupt that is generated when a rising edge is detected on the CTS modem control line.
- 6   RTSI   Masks an interrupt that is generated when a rising edge is detected on the RTS modem control line.  
 Note: This interrupt is only enabled when hardware flow control is enabled.  
 0: Mask an interrupt that is generated when a rising edge is detected on the RTS modem control line.  
 1: Unmask an interrupt that is generated when a rising edge is detected on the RTS modem control line.
- 5   XOFFI   Masks an interrupt that is generated when an XOFF character is received.  
 Note: This interrupt is only enabled when software flow control is enabled.  
 0: Mask an interrupt that is generated when an XOFF character is received.  
 1: Unmask an interrupt that is generated when an XOFF character is received.

Bit(s)	Name	Description
3	EDSSI	<b>When set to 1, an interrupt will be generated if DCTS (MSR[0]) becomes set.</b> 0: No interrupt is generated if DCTS (MSR[0]) becomes set. 1: An interrupt is generated if DCTS (MSR[0]) becomes set.
2	ELSI	<b>When set to 1, an interrupt will be generated if BI, FE, PE or OE (LSR[4:1]) becomes set.</b> 0: No interrupt is generated if BI, FE, PE or OE (LSR[4:1]) becomes set. 1: An interrupt is generated if BI, FE, PE or OE (LSR[4:1]) becomes set.
1	ETBEI	<b>When set to 1, an interrupt will be generated if the TX holding register is empty or the contents of the TX FIFO have been reduced to its trigger level.</b> 0: No interrupt will be generated if the TX holding register is empty or the contents of the TX FIFO have been reduced to its trigger level. 1: An interrupt will be generated if the TX holding register is empty or the contents of the TX FIFO have been reduced to its trigger level.
0	ERBFI	<b>When set to 1, an interrupt will be generated if RX data are placed in RX buffer register or the RX trigger level is reached.</b> 0: No interrupt will be generated if RX data are placed in the RX buffer register or the RX trigger level is reached. 1: An interrupt will be generated if RX Data are placed in the RX buffer register or the RX trigger level is reached.

A0090004 DLM Divisor Latch (MS) 00																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DLM															
Type	RW															
Reset	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															

Bit(s)	Name	Description
<b>Divisor latch high 8-bit data</b>		
<i>Note: Modified when LCR[7]!=0. DLL &amp; DLM can only be updated when DLAB(LCR[7]) is set to 1. Division by 1 will generate a BAUD signal that is constantly high. DLL &amp; DLM setting formula is {DLH,DLL}=(system clock frequency/baud_pulse/baud_rate).</i>		
7:0	DLM	When RATE_FIX(RATEFIX_AD[0])=0, system clock frequency = 52MHz. When RATE_FIX(RATEFIX_AD[0])=1 and RATE_FIX(RATEFIX_AD[2])=0, system clock frequency = 26MHz. When RATE_FIX(RATEFIX_AD[0])=1 and RATE_FIX(RATEFIX_AD[2])=1, system clock frequency = 13MHz. For baud_pulse value, refer to HIGH_SPEED(offset=24H) register For example, when at 52MHz, default speed mode and 115200 baud rate, {DLH,DLL}=52MHz/16/115200=28.

A0090008 IIR Interrupt Identification Register 01																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FIFOE ID															
Type	RO RU															
Reset	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1															

Bit(s)	Name	Description
7:6	FIFOE	
5:0	ID	<b>IIR[5:0] Priority level interrupt source</b> 000001 - No interrupt pending 000110 1 Line status interrupt: BI, FE, PE or OE set in LSR. (Under IER[2]=1) 001100 2 RX data time-out: Time-out on character in RX FIFO. (Under IER[0]=1) 000100 3 RX data received: RX data received or RX trigger level reached. (Under IER[0]=1) 000010 4 TX holding register empty: 000000 5 Modem status change: DCTS set in MSR. (Under IER[3]=1) TX Holding Register empty or TX FIFO trigger level reached. (Under IER[1]=1) 010000 6 Software flow control: XOFF Character received. (Under IER[5]=1) 100000 7 Hardware flow control: CTS or RTS Rising Edge. (Under IER[7]=1 or IER[6]=1)
		<b>Line status interrupt:</b> A RX line status interrupt (IIR[5:0] = 000110b) will be generated if ELSI (IER[2]) is set and any of BI, FE, PE or OE (LSR[4:1]) becomes set. The interrupt is cleared by reading the line status register.
		<b>RX data time-out interrupt:</b> When the virtual FIFO mode is disabled, RX data time-out interrupt will be generated if all of the following conditions are applied: 1. FIFO contains at least one character. 2. The most recent character is received longer than four character periods ago (including all start, parity and stop bits); 3. The most recent CPU read of the FIFO is longer than four character periods ago.  The timeout timer is restarted upon receipt of a new byte from the RX shift register or upon a CPU read from the RX FIFO. The RX data time-out interrupt is enabled by setting EFRBI (IER[0]) to 1 and is cleared by reading RX FIFO.
		When the virtual FIFO mode is enabled, RX data time-out interrupt will be generated if all of the following conditions are applied: 1. FIFO is empty. 2. The most recent character is received longer than four character periods ago (including all start, parity and stop bits). 3. The most recent CPU read of the FIFO is longer than four character periods ago.  The timeout timer is restarted upon receipt of a new byte from the RX shift register or reading DMA_EN register. The RX Data Timeout Interrupt is enabled by setting EFRBI (IER[0]) to 1 and is cleared by reading DMA_EN register.
		<b>RX data received interrupt:</b> A RX received interrupt (IER[5:0] = 000100b) is generated if EFRBI (IER[0]) is set and either RX data are placed in the RX buffer register or the RX trigger level is reached. The interrupt is cleared by reading the RX buffer register or the RX FIFO (if enabled).
		<b>TX holding register empty interrupt:</b> A TX holding register empty interrupt (IIR[5:0] = 000010b) is generated if ETRBI (IER[1]) is set and either the TX holding register is empty or the contents of the TX FIFO are reduced to its trigger level. The interrupt is cleared by writing to the TX holding register or TX FIFO if FIFO is enabled.

Bit(s)	Name	Description
		<b>Modem status change interrupt:</b> A modem status change Interrupt (IIR[5:0] = 000000b) will be generated if EDSSI (IER[3]) is set and e DCTS (MSR[3:0]) becomes set. The interrupt is cleared by reading the modem status register.
		<b>Software flow control interrupt:</b> A software flow control interrupt (IIR[5:0] = 010000b) will be generated if the software flow control is enabled and XOFFI (IER[5]) becomes set, indicating that an XOFF character has been received. The interrupt is cleared by reading the interrupt identification register.
		<b>Hardware flow control interrupt:</b> A hardware flow control interrupt (IER[5:0] = 100000b) will be generated if the hardware flow control is enabled and either RTSI (IER[6]) or CTSI (IER[7]) becomes set indicating that a rising edge has been detected on either the RTS/CTS modem control line. The interrupt is cleared by reading the interrupt identification register.

A0090008 FCR FIFO Control Register 00																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									RFTL1_RFTL0	TFTL1_TFTL0			CLRT	CLRR	FIFOE	
Type									WO	WO			WO	WO	WO	
Reset									0	0	0	0	0	0	0	

Bit(s)	Name	Description
7:6	RFTL1_RFTL0	<b>RX FIFO trigger threshold</b> RX FIFO contains total 32 bytes. 0: 1 1: 6 2: 12 3: RXTRIG
5:4	TFTL1_TFTL0	<b>TX FIFO trigger threshold</b> TX FIFO contains total 32 bytes. 0: 1 1: 4 2: 8 3: 14
2	CLRT	<b>Control bit to clear TX FIFO</b> 0: No effect 1: Clear TX FIFO
1	CLRR	<b>Control bit to clear RX FIFO</b> 0: No effect 1: Clear RX FIFO
0	FIFOE	<b>Enables FIFO</b> This bit must be set to 1 for any of other bits in the registers to have any effect. 0: Disable both RX and TX FIFOs. 1: Enable both RX and TX FIFOs.

A0090008 EFR Enhanced Feature Register 00																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									AUTO	AUTO		ENAB		SW_FLOW_CONT		

Type								_CTS	_RTS	LE_E		
Reset								RW	RW	RW		RW
								0	0	0	0	0

Bit(s)	Name	Description
7	AUTO_CTS	<b>Enables hardware transmission flow control</b> 0: Disable 1: Enable
6	AUTO_RTS	<b>Enables hardware reception flow control</b> 0: Disable 1: Enable
4	ENABLE_E	<b>Enables enhancement feature</b> 0: Disable 1: Enable
3:0	SW_FLOW_CONT	<b>Software flow control bits</b> 00xx: No TX flow control 01xx: No TX flow control 10xx: Transmit XON1/XOFF1 as flow control bytes xx00: No RX flow control xx01: No RX flow control xx10: Receive XON1/XOFF1 as flow control bytes

A009000C LCR								Line Control Register								00
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									DLAB	SB	SP	EPS	PEN	STB	WLS1	WLS0
Type									RW	RW	RW	RW	RW	RW		RW
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	DLAB	<b>Divisor latch access bit</b> 0: RX and TX registers are read/written at Address 0 and the IER register is read/written at Address 4. 1: Divisor Latch LS is read/written at Address 0 and the Divisor Latch MS is read/written at Address 4.
6	SB	<b>Set break</b> 0: No effect 1: SOUT signal is forced to the 0 state.
5	SP	<b>Stick parity</b> 0: No effect. 1: The parity bit is forced to a defined state, depending on the states of EPS and PEN: If EPS=1 & PEN=1, the parity bit will be set and checked = 0. If EPS=0 & PEN=1, the parity bit will be set and checked = 1.
4	EPS	<b>Selects even parity</b> 0: When EPS=0, an odd number of ones is sent and checked. 1: When EPS=1, an even number of ones is sent and checked.
3	PEN	<b>Enables parity</b> 0: The parity is neither transmitted nor checked. 1: The parity is transmitted and checked.
2	STB	<b>Number of STOP bits</b> 0: One STOP bit is always added. 1: Two STOP bits are added after each character is sent; unless the character

Bit(s)	Name	Description
1:0	WLS1_WLS0	length is 5 when 1 STOP bit is added. <b>Selects word length</b> 0: 5 bits 1: 6 bits 2: 7 bits 3: 8 bits

 A0090010 MCR Modem Control Register 00 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>									XOFF STAT US			Loop			RTS	
<b>Type</b>									RU			RW			RW	
<b>Reset</b>									0			0			0	

Bit(s)	Name	Description
7	XOFF_STATUS	<b>Read-only bit</b> 0: When an XON character is received. 1: When an XOFF character is received.
4	Loop	<b>Loop-back control bit</b> 0: No loop-back is enabled. 1: Loop-back mode is enabled.
1	RTS	<b>Controls the state of the output NRTS, even in loop mode.</b> 0: RTS will always output 1. 1: RTS's output will be controlled by flow control condition.

 A0090010 XON1 XON1 Char Register 00 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>													XON1			
<b>Type</b>													RW			
<b>Reset</b>									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	XON1	<b>XON1 character for software flow control</b> Modified only when LCR=BF'h.

 A0090014 LSR Line Status Register 60 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>									FIFOE RR	TEM <sup>T</sup>	THRE	BI	FE	PE	OE	DR
<b>Type</b>									RU	RU	RU	RU	RU	RU	RU	RU
<b>Reset</b>									0	1	1	0	0	0	0	0

Bit(s)	Name	Description
7	FIFOERR	<b>RX FIFO error indicator</b> 0: No PE, FE, BI set in the RX FIFO.

Bit(s)	Name	Description
6	TEM7	1: Set to 1 when there is at least one PE, FE or BI in the RX FIFO.  <b>TX holding register (or TX FIFO) and the TX shift register are empty.</b> 0: Empty conditions below are not met. 1: If FIFOs are enabled, the bit will be set whenever the TX FIFO and the TX shift register are empty. If FIFOs are disabled, the bit will be set whenever TX holding register and TX shift register are empty.
5	THRE	<b>Indicates if there is room for TX holding register or TX FIFO is reduced to its trigger level</b> 0: Reset whenever the contents of the TX FIFO are more than its trigger level (FIFOs are enabled), or whenever TX holding register is not empty (FIFOs are disabled). 1: Set whenever the contents of the TX FIFO are reduced to its trigger level (FIFOs are enabled), or whenever TX holding register is empty and ready to accept new data (FIFOs are disabled).
4	BI	<b>Break interrupt</b> 0: Reset by the CPU reading this register 1: If the FIFOs are disabled, this bit will be set whenever the SIN is held in the 0 state for more than one transmission time (START bit + DATA bits + PARITY + STOP bits). If the FIFOs are enabled, this error will be associated with a corresponding character in the FIFO and is flagged when this byte is at the top of the FIFO. When a break occurs, only one zero character is loaded into the FIFO: The next character transfer is enabled when SIN goes into the marking state and receives the next valid start bit.
3	FE	<b>Framing error</b> 0: Reset by the CPU reading this register 1: If the FIFOs are disabled, this bit will be set if the received data do not have a valid STOP bit. If the FIFOs are enabled, the state of this bit will be revealed when the byte it refers to is the next to be read.
2	PE	<b>Parity error</b> 0: Reset by the CPU reading this register 1: If the FIFOs are disabled, this bit will be set if the received data do not have a valid parity bit. If the FIFOs are enabled, the state of this bit will be revealed when the referred byte is the next to be read.
1	OE	<b>Overrun error</b> 0: Reset by the CPU reading this register. 1: If the FIFOs are disabled, this bit will be set if the RX buffer is not read by the CPU before the new data from the RX shift register overwrites the previous contents. If the FIFOs are enabled, an overrun error will occur when the RX FIFO is full and the RX shift register becomes full. OE will be set as soon as this happens. The character in the shift register is then overwritten, but not transferred to the FIFO.
0	DR	<b>Data ready</b> 0: Cleared by the CPU reading the RX buffer or by reading all the FIFO bytes. 1: Set by the RX buffer becoming full or by the FIFO becoming no empty.

A0090018 XOFF1 Char Register																00	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name																	XOFF1
Type																	RW
Reset																	0

Bit(s)	Name	Description
7:0	XOFF1	XOFF1 character for software flow control Modified only when LCR=BF'h.

A009001C SCR Scratch Register 00																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																SCR
Type																RW
Reset																0 0 0 0 0 0 0 0 0

Bit(s)	Name	Description
7:0	SCR	General purpose read/write register After reset, its value will be undefined. Modified when LCR != BFh.

A0090020 AUTOBAUD_EN Auto Baud Detect Enable Register 00																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																SLEEP ACK_SEL AUTOBAUD_EN
Type																RW RW RW
Reset																0 0 0

Bit(s)	Name	Description
2	SLEEP_ACK_SEL	Selects sleep ack when autobaud_en 0: Support sleep_ack when autobaud_en is opened . 1: Does not support sleep_ack when autobaud_en is opened .
1	AUTOBAUD_SEL	Selects auto-baud 0: Support standard baud rate detection 1: Support non_standard baud rate detection (support baud from 110 to 115200; recommended to use 52MHz to auto fix) .
0	AUTOBAUD_EN	Auto-baud enabling signal 0: Disable auto-baud function 1: Enable auto-baud function (UARTn+0024h SPEED should be set to 0.) Note: When AUTOBAUD_EN is active, there should not be A*/a* char before the auto baud char AT/at. If A*/a* is Inevitable, autobaud will fail and please disable AUTOBAUD_EN to reset the autobaud feature and autobaud_en again.

A0090024 HIGHSPEED High Speed Mode Register 00																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																SPEED
Type																RW
Reset																0 0

Bit(s)	Name	Description
1:0	SPEED	UART sample counter base 0: Based on 16*baud_pulse, baud_rate = system clock frequency/16/{DLH,

Bit(s)	Name	Description
	DLL}	
1:	Based on 8*baud_pulse, baud_rate = system clock frequency/8/{DLH, DLL}	
2:	Based on 4*baud_pulse, baud_rate = system clock frequency/4/{DLH, DLL}	
3:	Based on sampe_count * baud_pulse, baud_rate = system clock frequency / (sampe_count+1)/{DLM, DLL}	

A0090028 SAMPLE\_COUNT Sample Counter Register 00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>NAME</b>																
<b>TYPE</b>																
<b>RESET</b>																

Bit(s)	Name	Description
7:0	SAMPLECOUNT	Only useful when HIGHSPEED mode = 3.

A009002C SAMPLE\_POINT Sample Point Register FF

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>NAME</b>																
<b>TYPE</b>																
<b>RESET</b>																

Bit(s)	Name	Description
7:0	SAMPLEPOINT	SAMPLE_POINT is usually (SAMPLE_COUNT-1)/2 without decimal. Effective only when HIGHSPEED=3.

A0090030 AUTOBAUD RE G Auto Baud Monitor Register 00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>NAME</b>																
<b>TYPE</b>																
<b>RESET</b>																

Bit(s)	Name	Description
7:4	BAUD_STAT	Autobaud state (only true value in standard autobaud detection) 0: Autobaud is detecting. 1: AT_7N1 2: AT_7O1 3: AT_7E1 4: AT_8N1 5: AT_8O1 6: AT_8E1 7: at_7N1 8: at_7E1 9: at_7O1 10: at_8N1 11: at_8E1

Bit(s)	Name	Description
		12: at_8O1 13: Autobaud detection fails
3:0	BAUD_RATE	<b>Autobaud baud rate (only true value in standard autobaud detection)</b> 0: 115,200 1: 57,600 2: 38,400 3: 19,200 4: 9,600 5: 4,800 6: 2,400 7: 1,200 8: 300 9: 110

## A0090034 RATEFIX\_AD Clock Rate Fix Register 00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														FREQ_SEL	AUTOBAUD_RATE_FIX	
Type														RW	RW	
Reset														0	0	

Bit(s)	Name	Description
2	FREQ_SEL	0: Select 26MHz as system clock 1: Select 13MHz as system clock
1	AUTOBAUD_RATE_FI	0: Use 52MHz as system clock for UART auto baud detection X 1: Use 26MHz/13MHz (depending on FREQ_SEL) as system clock for UART auto baud detection
0	RATE_FIX	0: Use 52MHz as system clock for UART TX/RX 1: Use 26MHz/13MHz (depending on FREQ_SEL) as system clock for UART TX/RX

## A0090038 AUTOBAUDSAMPLE Auto Baud Sample Register 0D

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															AUTOBAUDSAMPLE	
Type															RW	
Reset														0	0	

Bit(s)	Name	Description
		<b>clk divedision for autobaud rate detection</b> For standard baud rate detection. System clk 52m: 'd 27 System clk 26m: 'd 13 System clk 13m: 'd 6
5:0	AUTOBAUDSAMPLE	For non-standard baud rate detection. :15.

A009003C GUARD Guard Time Added Register 0F 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												GUAR D_EN		GUARD_CNT		
Type												RW		RW		
Reset												0	1	1	1	1

Bit(s)	Name	Description
4	GUARD_EN	Guard interval add enabling signal 0: No guard interval added 1: Add guard interval after stop bit.
3:0	GUARD_CNT	Guard interval count value Guard interval = [1/(system clock/div_step/div)]*GUARD_CNT.

 A0090040 ESCAPE\_DAT Escape Character Register FF 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												ESCAPE_DAT				
Type												RW				
Reset												1	1	1	1	1

Bit(s)	Name	Description
7:0	ESCAPE_DAT	Escape character added before software flow control data and escape character If TX data are xon (31h), with esc_en =1, UART will transmit data as esc + CEh (~xon).

 A0090044 ESCAPE\_EN Escape Enable Register 00 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												ESC EN				
Type												RW				
Reset												0				

Bit(s)	Name	Description
0	ESC_EN	Adds escape character in transmitter and removes escape character in receiver by UART 0: Does not deal with the escape character 1: Add escape character in transmitter and remove escape character in receiver

 A0090048 SLEEP\_EN Sleep Enable Register 00 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												SLEE P_EN				
Type												RW				
Reset												0				

Bit(s)	Name	Description
<b>For sleep mode issue</b>		
0	SLEEP_EN	0: Does not deal with sleep mode indicate signal 1: Activate hardware flow control or software control according to software initial setting when the chip enters sleep mode. Release hardware flow when the chip wakes up. However, for software control, UART sends xon when awaken and when FIFO does not reach threshold level.

A009004C DMA_EN DMA Enable Register 00																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													FIFO_I sr_sel	TO_C NT_A UTOR ST	TX_D MA_E N	RX_D MA_E N
Type													RW	RW	RW	RW
Reset													0	0	0	0

Bit(s)	Name	Description
3	FIFO_Isr_sel	<b>Selects FIFO LSR mode</b> 0: LSR will hold the first line status error state until you read the LSR register. 1: LSR will update automatically.
2	TO_CNT_AUTORST	<b>Time-out counter auto reset register</b> 0: After RX time-out happens, SW shall reset the interrupt by reading UART 0x4C. 1: The time-out counter will be auto reset. Set this register when Rain's new DMA is used.
1	TX_DMA_EN	<b>TX_DMA mechanism enabling signal</b> 0: Does not use DMA in TX 1: Use DMA in TX. When this register is enabled, the flow control will be based on the DMA threshold and generate a time-out interrupt for DMA.for DMA.
0	RX_DMA_EN	<b>RX_DMA mechanism enabling signal</b> 0: Does not use DMA in RX 1: Use DMA in RX. When this register is enabled, the flow control will be based on the DMA threshold and generate a time-out interrupt

A0090050 RXTRIG_AD Rx Trigger Address 00																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														RXTRIG		
Type														RW		
Reset														0	0	0

Bit(s)	Name	Description
3:0	RXTRIG	When {rtm,rtl}=2'b11, the RX FIFO threshold will be Rxtrig. The value is suggested to be smaller than half of RX FIFO size, which is 32 bytes.

A0090054 FRACDIV_L Fractional Divider LSB Address 00															
--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FRACDIV_L															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	FRACDIV_L	Adds sampling count (+1) from state data7 to data0 to contribute fractional divisor.only when high_speed=3.

A0090058	<u>FRACDIV_M</u>	Fractional Divider MSB Address	00													
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													FRACDIV_M			
Type										RW						
Reset										0			0			

Bit(s)	Name	Description
1:0	FRACDIV_M	Adds sampling count when in state stop to parity to contribute fractional divisor.only when high_speed=3.

A009005C	<u>FCR_RD</u>	FIFO Control Register	00														
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name										RFTL1_RFTL	TFTL1_TFTL				CLRT	CLRR	FIFOE
Type										0	0	RO			RO	RO	RO
Reset										0	0	0			0	0	0

Bit(s)	Name	Description
7:6	RFTL1_RFTL0	<b>RX FIFO trigger threshold</b> RX FIFO contains total 32 bytes. 0: 1 1: 6 2: 12 3: RXTRIG
5:4	TFTL1_TFTL0	<b>TX FIFO trigger threshold</b> TX FIFO contains total 32 bytes. 0: 1 1: 4 2: 8 3: 14
2	CLRT	0: TX FIFO is not cleared. 1: TX FIFO is cleared.
1	CLRR	0: RX FIFO is not cleared. 1: RX FIFO is cleared.
0	FIFOE	<b>Enables FIFO</b> This bit must be set to 1 for any of other bits in the registers to have any effect. 0: RX and TX FIFOs are not enabled. 1: RX and TX FIFOs are enabled.

## 3.9 UART3

### 3.9.1 General Description

The baseband chipset houses two UARTs. The UARTs provide full duplex serial communication channels between baseband chipset and external devices.

The UART has M16C450 and M16550A modes of operation, which are compatible with a range of standard software drivers. The extensions have been designed to be broadly software compatible with 16550A variants, but certain areas offer no consensus.

In common with the M16550A, the UART supports word lengths **from 5 to 8 bits, an optional parity bit** and one or two stop bits, and is fully programmable by an 8-bit CPU interface. A 16-bit programmable baud rate generator and an 8-bit scratch register are included, together with separate transmit and receive FIFOs. 8 modem control lines and a diagnostic loop-back mode are provided. UART also includes two DMA handshake lines, indicating when the FIFOs are ready to transfer data to the CPU. Interrupts can be generated from any of the 10 sources.

Note that UART is designed so that all internal operation is synchronized by the CLK signal. This synchronization results in minor timing differences between the UART and industry standard 16550A device, which means that the core is not clock for clock identical to the original device.

After a hardware reset, UART will be in M16C450 mode. Its FIFOs can then be enabled and UART can enter M16550A mode. UART has further functions beyond the M16550A mode. Each of the extended functions can be selected individually under software control.

UART provides more powerful enhancements than the industry-standard 16550:

- Hardware flow control. This feature is very useful when the ISR latency is hard to predict and control in the embedded applications. The MCU is relieved of having to fetch the received data within a fixed amount of time.

Note that in order to enable any of the enhancements, the Enhanced Mode bit, EFR[4], must be set. If EFR[4] is not set, IER[7:5], FCR[5:4], IIR[5:4] and MCR[7:6] cannot be written. The enhanced mode bit ensures that UART is backward compatible with the software that has been written for 16C450 and 16550A devices. Figure 37 is the block diagram of the UART3 device.




Figure 37. Block Diagram of UART3

### 3.9.2 Register Definition

Module name: UART3 Base address: (+A00A0000h)

Address	Name	Width	Register Function
A00A0000	<u>RBR</u>	8	<b>RX Buffer Register</b> Note: Only when LCR[7] = 0.
A00A0000	<u>THR</u>	8	<b>TX Holding Register</b> Note: Only when LCR[7] = 0
A00A0000	<u>DLL</u>	8	<b>Divisor Latch (LS)</b> Divides the bclk frequency Note: Modified when LCR[7]!=0
A00A0004	<u>IER</u>	8	<b>Interrupt Enable Register</b> Note: Only when LCR[7] = 0. By storing 1 to a specific bit position, the interrupt associated with that bit is enabled. Otherwise, the interrupt will be disabled. IER[3:0] are modified when LCR[7] = 0. IER[7:4] are modified when LCR[7] = 0 & EFR[4] = 1.
A00A0004	<u>DLM</u>	8	<b>Divisor Latch (MS)</b> used to divide the bclk frequency . *NOTE: modified when LCR[7]!=0
A00A0008	<u>IIR</u>	8	<b>Interrupt Identification Register</b> Note: Only when LCR!=BFh. Priority is from high to low as the following. IIR[5:0]=0X1: No interrupt pending IIR[5:0]=0X6: Line status interrupt (under IER[2]=1) IIR[5:0]=0Xc: RX data time-out interrupt (under IER[0]=1) IIR[5:0]=0X4: RX data are placed in the RX buffer register or the RX trigger level is reached. (under IER[0]=1). IIR[5:0]=0X2: TX holding register is empty or the contents of the TX FIFO have been reduced to its trigger level (under IER[1]=1). IIR[5:0]=0X10: XOFF character received (under IER[5]=1,EFR[4] = 1).
A00A0008	<u>FCR</u>	8	<b>FIFO Control Register</b> FCR is used to control the trigger levels of the FIFOs or flush

Address	Name	Width	Register Function
			the FIFOs. FCR[7:6] is modified when LCR != BFh FCR[5:4] is modified when LCR != BFh & EFR[4] = 1 FCR[4:0] is modified when LCR != BFh
A00A0008	<u>EFR</u>	8	<b>Enhanced Feature Register</b> Note: Only when LCR=BF'h
A00A000C	<u>LCR</u>	8	<b>Line Control Register</b> Determines characteristics of serial communication signals.
A00A0010	<u>MCR</u>	8	<b>Modem Control Register</b> Controls interface signals of the UART. MCR[5:0] are modified when LCR != 8'hBF, MCR[7] can be read when LCR != 8'hBF & EFR[4] = 1.
A00A0010	<u>XON1</u>	8	<b>XON1 Char Register</b> Note: XON1 is modified only when LCR=BF'h.
A00A0014	<u>LSR</u>	8	<b>Line Status Register</b> Modified when LCR != BFh.
A00A0018	<u>XOFF1</u>	8	<b>XOFF1 Char Register</b> *Note: XOFF1 is modified only when LCR=BF'h.
A00A001C	<u>SCR</u>	8	<b>Scratch Register</b> A general purpose read/write register. After reset, its value will be un-defined. Modified when LCR != BFh.
A00A0020	<u>AUTOBAUD_EN</u>	8	<b>Auto Baud Detect Enable Register</b>
A00A0024	<u>HIGHSPEED</u>	8	<b>High Speed Mode Register</b>
A00A0028	<u>SAMPLE_COUNT</u>	8	<b>Sample Counter Register</b> When HIGHSPEED=3, sample_count will be the threshold value for UART sample counter (sample_num). Count from 0 to sample_count.
A00A002C	<u>SAMPLE_POINT</u>	8	<b>Sample Point Register</b> When HIGHSPEED=3, UART gets the input data when sample_count=sample_num, e.g. system clock = 13MHz, 921600 = 13000000/14. Therefore, sample_count = 13, and sample point = 6 (sampling the central point to decrease the inaccuracy) SAMPLE_POINT is usually (SAMPLE_COUNT-1)/2 without decimal.
A00A0030	<u>AUTOBAUD_REG</u>	8	<b>Auto Baud Monitor Register</b> the autobaud detection state ,it will not change until enable the autobaud_en again.
A00A0034	<u>RATEFIX_AD</u>	8	<b>Clock Rate Fix Register</b>
A00A0038	<u>AUTOBAUDSAMPLE</u>	8	<b>Auto Baud Sample Register</b> Since the system clock may change, autobaud sample duration should change as the system clock changes. When system clock = 13MHz, autobaudsample = 6; when system clock = 26MHz, autobaudsample = 13. When system clock = 52MHz, autobaudsample = 27.
A00A003C	<u>GUARD</u>	8	<b>Guard Time Added Register</b>
A00A0040	<u>ESCAPE_DAT</u>	8	<b>Escape Character Register</b>
A00A0044	<u>ESCAPE_EN</u>	8	<b>Escape Enable Register</b>
A00A0048	<u>SLEEP_EN</u>	8	<b>Sleep Enable Register</b>

Address	Name	Width	Register Function
A00A004C	DMA EN	8	DMA Enable Register
A00A0050	RXTRI AD	8	Rx Trigger Address
A00A0054	FRACTDIV L	8	Fractional Divider LSB Address
A00A0058	FRACTDIV M	8	Fractional Divider MSB Address
A00A005C	FCR RD	8	FIFO Control Register

## A00A0000 RBR RX Buffer Register 00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																RBR
Type																RU
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	RBR	Read-only register The received data can be read by accessing this register. Only when LCR[7] = 0.

## A00A0000 THR TX Holding Register 00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																THR
Type																WO
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	THR	TX Holding Register Write-only register. The data to be transmitted are written to this register and sent to the PC via serial communication. Only when LCR[7] = 0.

## A00A0000 DLL Divisor Latch (LS) 01

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																DLL
Type																RW
Reset									0	0	0	0	0	0	0	1

Bit(s)	Name	Description
7:0	DLL	Divisor latch low 8-bit data Note: Modified when LCR[7]! = 0.

## A00A0004 IER Interrupt Enable Register 00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											XOFFI			ELSI	ETBEI	ERBFI

Type									RW			RW	RW	RW
Reset									0			0	0	0

Bit(s)	Name	Description
5	XOFFI	Masks an interrupt that is generated when an XOFF character is received. <i>Note: This interrupt is only enabled when software flow control is enabled.</i> 0: Mask an interrupt that is generated when an XOFF character is received. 1: Unmask an interrupt that is generated when an XOFF character is received.
2	ELSI	<b>When set to 1, an interrupt will be generated if BI, FE, PE or OE (LSR[4:1]) becomes set.</b> 0: No interrupt is generated if BI, FE, PE or OE (LSR[4:1]) becomes set. 1: An interrupt is generated if BI, FE, PE or OE (LSR[4:1]) becomes set.
1	ETBEI	<b>When set to 1, an interrupt will be generated if the TX holding register is empty or the contents of the TX FIFO have been reduced to its trigger level.</b> 0: No interrupt will be generated if the TX holding register is empty or the contents of the TX FIFO have been reduced to its trigger level. 1: An interrupt will be generated if the TX holding register is empty or the contents of the TX FIFO have been reduced to its trigger level.
0	ERBFI	<b>When set to 1, an interrupt will be generated if RX data are placed in RX buffer register or the RX trigger level is reached.</b> 0: No interrupt will be generated if RX data are placed in the RX buffer register or the RX trigger level is reached. 1: An interrupt will be generated if RX Data are placed in the RX buffer register or the RX trigger level is reached.

A00A0004 DLM Divisor Latch (MS) 00																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>DLM</b>																
<b>RW</b>																
Reset																

Bit(s)	Name	Description
		<b>Divisor latch high 8-bit data</b>
		<i>Note: Modified when LCR[7]!0. DLL &amp; DLM can only be updated when DLAB(LCR[7]) is set to 1. Division by 1 will generate a BAUD signal that is constantly high. DLL &amp; DLM setting formula is {DLH,DLL}=(system clock frequency/baud_pulse/baud_rate).</i>
7:0	DLM	When RATE_FIX(RATEFIX_AD[0])=0, system clock frequency = 52MHz. When RATE_FIX(RATEFIX_AD[0])=1 and RATE_FIX(RATEFIX_AD[2])=0, system clock frequency = 26MHz. When RATE_FIX(RATEFIX_AD[0])=1 and RATE_FIX(RATEFIX_AD[2])=1, system clock frequency = 13MHz. For baud_pulse value, refer to HIGH_SPEED(offset=24H) register For example, when at 52MHz, default speed mode and 115200 baud rate, {DLH,DLL}=52MHz/16/115200=28.

A00A0008 IIR Interrupt Identification Register 01																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>IIFOE</b>																
<b>ID</b>																
<b>RO</b>																
<b>RU</b>																

Reset	0	0	0	0	0	0	0	1
-------	---	---	---	---	---	---	---	---

Bit(s)	Name	Description		
7:6	FIFOE			
5:0	ID	IIR[5:0] Priority level interrupt source		
		000001 - No interrupt pending		
		000110 1 Line status interrupt: BI, FE, PE or OE set in LSR. (Under IER[2]=1)		
		001100 2 RX data time-out: Time-out on character in RX FIFO. (Under IER[0]=1)		
		000100 3 RX data received: RX data received or RX trigger level reached. (Under IER[0]=1)		
		000010 4 TX holding register empty:		
		000000 5 Modem status change: DCTS set in MSR. (Under IER[3]=1)		
		TX Holding Register empty or TX FIFO trigger level reached. (Under IER[1]=1)		
		010000 6 Software flow control: XOFF Character received. (Under IER[5]=1)		
		100000 7 Hardware flow control: CTS or RTS Rising Edge. (Under IER[7]=1 or IER[6]=1)		

**Line status interrupt:** A RX line status interrupt (IIR[5:0] = 000110b) will be generated if ELSI (IER[2]) is set and any of BI, FE, PE or OE (LSR[4:1]) becomes set. The interrupt is cleared by reading the line status register.

**RX data time-out interrupt:** When the virtual FIFO mode is disabled, RX data time-out interrupt will be generated if all of the following conditions are applied:

1. FIFO contains at least one character.
2. The most recent character is received longer than four character periods ago (including all start, parity and stop bits);
3. The most recent CPU read of the FIFO is longer than four character periods ago.

The timeout timer is restarted upon receipt of a new byte from the RX shift register or upon a CPU read from the RX FIFO.

The RX data time-out interrupt is enabled by setting EFRBI (IER[0]) to 1 and is cleared by reading RX FIFO.

When the virtual FIFO mode is enabled, RX data time-out interrupt will be generated if all of the following conditions are applied:

1. FIFO is empty.
2. The most recent character is received longer than four character periods ago (including all start, parity and stop bits).
3. The most recent CPU read of the FIFO is longer than four character periods ago.

The timeout timer is restarted upon receipt of a new byte from the RX shift register or reading DMA\_EN register.

The RX Data Timeout Interrupt is enabled by setting EFRBI (IER[0]) to 1 and is cleared by reading DMA\_EN register.

**RX data received interrupt:** A RX received interrupt (IER[5:0] = 000100b) is generated if EFRBI (IER[0]) is set and either RX data are placed in the RX buffer register or the RX trigger level is reached. The interrupt is cleared by reading the RX buffer register or the RX FIFO (if enabled).

**TX holding register empty interrupt:** A TX holding register empty interrupt (IIR[5:0] = 000010b) is generated if ETRBI (IER[1]) is set and either the TX holding register is empty or the contents of the TX FIFO are reduced to its

Bit(s)	Name	Description
		trigger level. The interrupt is cleared by writing to the TX holding register or TX FIFO if FIFO is enabled.
		<b>Modem status change interrupt:</b> A modem status change Interrupt (IIR[5:0] = 000000b) will be generated if EDSSI (IER[3]) is set and e DCTS (MSR[3:0]) becomes set. The interrupt is cleared by reading the modem status register.
		<b>Software flow control interrupt:</b> A software flow control interrupt (IIR[5:0] = 010000b) will be generated if the software flow control is enabled and XOFFI (IER[5]) becomes set, indicating that an XOFF character has been received. The interrupt is cleared by reading the interrupt identification register.
		<b>Hardware flow control interrupt:</b> A hardware flow control interrupt (IER[5:0] = 100000b) will be generated if the hardware flow control is enabled and either RTSI (IER[6]) or CTSI (IER[7]) becomes set indicating that a rising edge has been detected on either the RTS/CTS modem control line. The interrupt is cleared by reading the interrupt identification register.

A00A0008 FCR FIFO Control Register 00																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									RFTL1_RFTL0	TFTL1_TFTL0			CLRT	CLRR	FIFOE	
Type									WO	WO			WO	WO	WO	
Reset									0	0	0	0	0	0	0	

Bit(s)	Name	Description
7:6	RFTL1_RFTL0	<b>RX FIFO trigger threshold</b> RX FIFO contains total 32 bytes. 0: 1 1: 6 2: 12 3: RXTRIG
5:4	TFTL1_TFTL0	<b>TX FIFO trigger threshold</b> TX FIFO contains total 32 bytes. 0: 1 1: 4 2: 8 3: 14
2	CLRT	<b>Control bit to clear TX FIFO</b> 0: No effect 1: Clear TX FIFO
1	CLRR	<b>Control bit to clear RX FIFO</b> 0: No effect 1: Clear RX FIFO
0	FIFOE	<b>Enables FIFO</b> This bit must be set to 1 for any of other bits in the registers to have any effect. 0: Disable both RX and TX FIFOs. 1: Enable both RX and TX FIFOs.

A00A0008 EFR Enhanced Feature Register 00	
A00A0008	EFR

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name												ENAB LE_E	SW_FLOW_CONT				
Type												RW	RW				
Reset												0	0	0	0	0	

Bit(s)	Name	Description
4	ENABLE_E	<b>Enables enhancement feature</b> 0: Disable 1: Enable
3:0	SW_FLOW_CONT	<b>Software flow control bits</b> 00xx: No TX flow control 01xx: No TX flow control 10xx: Transmit XON1/XOFF1 as flow control bytes xx00: No RX flow control xx01: No RX flow control xx10: Receive XON1/XOFF1 as flow control bytes

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									DLAB	SB	SP	EPS	PEN	STB	WLS1_WLS0	
Type									RW	RW	RW	RW	RW	RW	RW	
Reset									0	0	0	0	0	0	0	

Bit(s)	Name	Description
7	DLAB	<b>Divisor latch access bit</b> 0: RX and TX registers are read/written at Address 0 and the IER register is read/written at Address 4. 1: Divisor Latch LS is read/written at Address 0 and the Divisor Latch MS is read/written at Address 4.
6	SB	<b>Set break</b> 0: No effect 1: SOUT signal is forced to the 0 state.
5	SP	<b>Stick parity</b> 0: No effect. 1: The parity bit is forced to a defined state, depending on the states of EPS and PEN: If EPS=1 & PEN=1, the parity bit will be set and checked = 0. If EPS=0 & PEN=1, the parity bit will be set and checked = 1.
4	EPS	<b>Selects even parity</b> 0: When EPS=0, an odd number of ones is sent and checked. 1: When EPS=1, an even number of ones is sent and checked.
3	PEN	<b>Enables parity</b> 0: The parity is neither transmitted nor checked. 1: The parity is transmitted and checked.
2	STB	<b>Number of STOP bits</b> 0: One STOP bit is always added. 1: Two STOP bits are added after each character is sent; unless the character length is 5 when 1 STOP bit is added.
1:0	WLS1_WLS0	<b>Selects word length</b> 0: 5 bits 1: 6 bits 2: 7 bits

Bit(s)	Name	Description
3: 8 bits		

 A00A0010 MCR Modem Control Register 00 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									XOFF STAT US			Loop			RTS	
Type									RU			RW			RW	
Reset									0			0			0	

Bit(s)	Name	Description
7	XOFF_STATUS	<b>Read-only bit</b> 0: When an XON character is received. 1: When an XOFF character is received.
4	Loop	<b>Loop-back control bit</b> 0: No loop-back is enabled. 1: Loop-back mode is enabled.
1	RTS	<b>Controls the state of the output NRTS, even in loop mode.</b> 0: RTS will always output 1. 1: RTS's output will be controlled by flow control condition.

 A00A0010 XON1 XON1 Char Register 00 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												XON1				
Type												RW				
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	XON1	<b>XON1 character for software flow control</b> Modified only when LCR=BF'h.

 A00A0014 LSR Line Status Register 60 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									FIFOE RR	TEM <sup>T</sup>	THRE	BI	FE	PE	OE	DR
Type									RU	RU	RU	RU	RU	RU	RU	RU
Reset									0	1	1	0	0	0	0	0

Bit(s)	Name	Description
7	FIFOERR	<b>RX FIFO error indicator</b> 0: No PE, FE, BI set in the RX FIFO. 1: Set to 1 when there is at least one PE, FE or BI in the RX FIFO.
6	TEM <sup>T</sup>	<b>TX holding register (or TX FIFO) and the TX shift register are empty.</b> 0: Empty conditions below are not met. 1: If FIFOs are enabled, the bit will be set whenever the TX FIFO and the TX shift register are empty. If FIFOs are disabled, the bit will be set whenever TX

Bit(s)	Name	Description
5	THRE	<p>holding register and TX shift register are empty.</p> <p><b>Indicates if there is room for TX holding register or TX FIFO is reduced to its trigger level</b></p> <p>0: Reset whenever the contents of the TX FIFO are more than its trigger level (FIFOs are enabled), or whenever TX holding register is not empty (FIFOs are disabled).</p> <p>1: Set whenever the contents of the TX FIFO are reduced to its trigger level (FIFOs are enabled), or whenever TX holding register is empty and ready to accept new data (FIFOs are disabled).</p>
4	BI	<p><b>Break interrupt</b></p> <p>0: Reset by the CPU reading this register</p> <p>1: If the FIFOs are disabled, this bit will be set whenever the SIN is held in the 0 state for more than one transmission time (START bit + DATA bits + PARITY + STOP bits).</p> <p>If the FIFOs are enabled, this error will be associated with a corresponding character in the FIFO and is flagged when this byte is at the top of the FIFO. When a break occurs, only one zero character is loaded into the FIFO: The next character transfer is enabled when SIN goes into the marking state and receives the next valid start bit.</p>
3	FE	<p><b>Framing error</b></p> <p>0: Reset by the CPU reading this register</p> <p>1: If the FIFOs are disabled, this bit will be set if the received data do not have a valid STOP bit. If the FIFOs are enabled, the state of this bit will be revealed when the byte it refers to is the next to be read.</p>
2	PE	<p><b>Parity error</b></p> <p>0: Reset by the CPU reading this register</p> <p>1: If the FIFOs are disabled, this bit will be set if the received data do not have a valid parity bit. If the FIFOs are enabled, the state of this bit will be revealed when the referred byte is the next to be read.</p>
1	OE	<p><b>Overrun error</b></p> <p>0: Reset by the CPU reading this register.</p> <p>1: If the FIFOs are disabled, this bit will be set if the RX buffer is not read by the CPU before the new data from the RX shift register overwrites the previous contents. If the FIFOs are enabled, an overrun error will occur when the RX FIFO is full and the RX shift register becomes full. OE will be set as soon as this happens. The character in the shift register is then overwritten, but not transferred to the FIFO.</p>
0	DR	<p><b>Data ready</b></p> <p>0: Cleared by the CPU reading the RX buffer or by reading all the FIFO bytes.</p> <p>1: Set by the RX buffer becoming full or by the FIFO becoming no empty.</p>

A00A0018 XOFF1 Char Register																00	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name																	XOFF1
Type																	RW
Reset									0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
7:0	XOFF1	<p><b>XOFF1 character for software flow control</b></p> <p>Modified only when LCR=BF'h.</p>

## A00A001C SCR

## Scratch Register

00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																SCR
Type																RW
Reset												0	0	0	0	0

Bit(s)	Name	Description
7:0	SCR	General purpose read/write register After reset, its value will be undefined. Modified when LCR != BFh.

## A00A0020 AUTOBAUD\_EN Auto Baud Detect Enable Register

00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														SLEEP ACK SEL	AUTO BAUD SEL	AUTO BAUD EN
Type														RW	RW	RW
Reset												0	0	0		

Bit(s)	Name	Description
2	SLEEP_ACK_SEL	Selects sleep ack when autobaud_en 0: Support sleep_ack when autobaud_en is opened . 1: Does not support sleep_ack when autobaud_en is opened .
1	AUTOBAUD_SEL	Selects auto-baud 0: Support standard baud rate detection 1: Support non_standard baud rate detection (support baud from 110 to 115200; recommended to use 52MHz to auto fix) .
0	AUTOBAUD_EN	Auto-baud enabling signal 0: Disable auto-baud function 1: Enable auto-baud function (UARTn+0024h SPEED should be set to 0.) Note: When AUTOBAUD_EN is active, there should not be A*/a* char before the auto baud char AT/at. If A*/a* is Inevitable, autobaud will fail and please disable AUTOBAUD_EN to reset the autobaud feature and autobaud_en again.

## A00A0024 HIGHSPEED High Speed Mode Register

00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																SPEED
Type																RW
Reset												0	0			

Bit(s)	Name	Description
1:0	SPEED	UART sample counter base 0: Based on 16*baud_pulse, baud_rate = system clock frequency/16/{DLH, DLL} 1: Based on 8*baud_pulse, baud_rate = system clock frequency/8/{DLH, DLL} 2: Based on 4*baud_pulse, baud_rate = system clock frequency/4/{DLH, DLL} 3: Based on sampe_count * baud_pulse, baud_rate = system clock frequency / (sampe_count+1)/{DLM, DLL}

A00A0028 SAMPLE\_COUN  
 T Sample Counter Register 

00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0							
Name									<b>SAMPLECOUNT</b>														
Type									RW														
Reset									0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	SAMPLECOUNT	Only useful when HIGHSPEED mode = 3.

 A00A002C SAMPLE\_POINT Sample Point Register 

FF

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0							
Name									<b>SAMPLEPOINT</b>														
Type									RW														
Reset									1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Name	Description
7:0	SAMPLEPOINT	SAMPLE_POINT is usually (SAMPLE_COUNT-1)/2 without decimal. Effective only when HIGHSPEED=3.

 A00A0030 AUTOBAUD\_RE  
 G Auto Baud Monitor Register 

00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0							
Name									<b>BAUD_STAT</b>														
Type									RU														
Reset									0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:4	BAUD_STAT	Autobaud state (only true value in standard autobaud detection) 0: Autobaud is detecting. 1: AT_7N1 2: AT_7O1 3: AT_7E1 4: AT_8N1 5: AT_8O1 6: AT_8E1 7: at_7N1 8: at_7E1 9: at_7O1 10: at_8N1 11: at_8E1 12: at_8O1 13: Autobaud detection fails
3:0	BAUD_RATE	Autobaud baud rate (only true value in standard autobaud detection) 0: 115,200 1: 57,600 2: 38,400 3: 19,200 4: 9,600

Bit(s)	Name	Description
5: 4,800		
6: 2,400		
7: 1,200		
8: 300		
9: 110		

 A00A0034 RATEFIX\_AD Clock Rate Fix Register 00 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														FREQ_SEL	AUTOBAUD_RAT	RATE_FIX
Type														RW	RW	RW
Reset														0	0	0

Bit(s)	Name	Description
2	FREQ_SEL	0: Select 26MHz as system clock 1: Select 13MHz as system clock
1	AUTOBAUD_RATE_FI	0: Use 52MHz as system clock for UART auto baud detection X 1: Use 26MHz/13MHz (depending on FREQ_SEL) as system clock for UART auto baud detection
0	RATE_FIX	0: Use 52MHz as system clock for UART TX/RX 1: Use 26MHz/13MHz (depending on FREQ_SEL) as system clock for UART TX/RX

 A00A0038 AUTOBAUDSAMPLE Auto Baud Sample Register 0D 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name														AUTOBAUDSAMPLE					
Type														RW					
Reset														0	0	1	1	0	1

Bit(s)	Name	Description
		clk division for autobaud rate detection
		For standard baud rate detection.
5:0	AUTOBAUDSAMPLE	System clk 52m: 'd 27 System clk 26m: 'd 13 System clk 13m: 'd 6 For non-standard baud rate detection. :15.

 A00A003C GUARD Guard Time Added Register 0F 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name														GUARD_EN	GUARD_CNT			
Type														RW	RW			
Reset														0	1	1	1	1

Bit(s)	Name	Description
4	GUARD_EN	<b>Guard interval add enabling signal</b> 0: No guard interval added 1: Add guard interval after stop bit.
3:0	GUARD_CNT	<b>Guard interval count value</b> Guard interval = [1/(system clock/div_step/div)]*GUARD_CNT.

 A00A0040 ESCAPE\_DAT Escape Character Register FF 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																ESCAPE_DAT
Type																RW
Reset									1	1	1	1	1	1	1	1

Bit(s)	Name	Description
7:0	ESCAPE_DAT	<b>Escape character added before software flow control data and escape character</b> If TX data are xon (31h), with esc_en =1, UART will transmit data as esc + CEh (~xon).

 A00A0044 ESCAPE\_EN Escape Enable Register 00 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																ESC_EN
Type																RW
Reset																0

Bit(s)	Name	Description
0	ESC_EN	<b>Adds escape character in transmitter and removes escape character in receiver by UART</b> 0: Does not deal with the escape character 1: Add escape character in transmitter and remove escape character in receiver

 A00A0048 SLEEP\_EN Sleep Enable Register 00 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																SLEEP_EN
Type																RW
Reset																0

Bit(s)	Name	Description
0	SLEEP_EN	<b>For sleep mode issue</b> 0: Does not deal with sleep mode indicate signal 1: Activate hardware flow control or software control according to software initial setting when the chip enters sleep mode. Release hardware flow when the chip wakes up. However, for software control, UART sends xon when awaken and when FIFO does not reach threshold level.

A00A004C DMA\_EN DMA Enable Register 00 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													TO_C	TX_D	RX_D	
Type													FIFO_I	NT_A	MA_E	MA_E
Reset													sr_sel	UTOR_ST	N	N
													RW	RW	RW	RW
													0	0	0	0

Bit(s)	Name	Description
3	FIFO_Isr_sel	<b>Selects FIFO LSR mode</b> 0: LSR will hold the first line status error state until you read the LSR register. 1: LSR will update automatically.
2	TO_CNT_AUTORST	<b>Time-out counter auto reset register</b> 0: After RX time-out happens, SW shall reset the interrupt by reading UART 0x4C. 1: The time-out counter will be auto reset. Set this register when Rain's new DMA is used.
1	TX_DMA_EN	<b>TX_DMA mechanism enabling signal</b> 0: Does not use DMA in TX 1: Use DMA in TX. When this register is enabled, the flow control will be based on the DMA threshold and generate a time-out interrupt for DMA.for DMA.
0	RX_DMA_EN	<b>RX_DMA mechanism enabling signal</b> 0: Does not use DMA in RX 1: Use DMA in RX. When this register is enabled, the flow control will be based on the DMA threshold and generate a time-out interrupt

 A00A0050 RXTRI\_AD Rx Trigger Address 00 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																RXTRIG
Type																RW
Reset													0	0	0	0

Bit(s)	Name	Description
3:0	RXTRIG	When {rtm,rtl}=2'b11, the RX FIFO threshold will be Rxtrig. The value is suggested to be smaller than half of RX FIFO size, which is 32 bytes.

 A00A0054 FRACDIV\_L Fractional Divider LSB Address 00 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FRACDIV_L
Type																RW
Reset													0	0	0	0

Bit(s)	Name	Description
7:0	FRACDIV_L	Adds sampling count (+1) from state data7 to data0 to contribute fractional divisor.only when high_speed=3.

## A00A0058 FRACDIV\_M Fractional Divider MSB Address

00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FRACDIV_M
Type																RW
Reset																0 0

Bit(s)	Name	Description
1:0	FRACDIV_M	Adds sampling count when in state stop to parity to contribute fractional divisor.only when high_speed=3.

## A00A005C FCR\_RD FIFO Control Register

00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									RFTL1_RFTL	TFTL1_TFTL				CLRT	CLRR	FIFOE
Type									RO	RO				RO	RO	RO
Reset									0 0	0 0				0 0	0 0	0

Bit(s)	Name	Description
7:6	RFTL1_RFTL0	<b>RX FIFO trigger threshold</b> RX FIFO contains total 32 bytes. 0: 1 1: 6 2: 12 3: RXTRIG
5:4	TFTL1_TFTL0	<b>TX FIFO trigger threshold</b> TX FIFO contains total 32 bytes. 0: 1 1: 4 2: 8 3: 14
2	CLRT	0: TX FIFO is not cleared. 1: TX FIFO is cleared.
1	CLRR	0: RX FIFO is not cleared. 1: RX FIFO is cleared.
0	FIFOE	<b>Enables FIFO</b> This bit must be set to 1 for any of other bits in the registers to have any effect. 0: RX and TX FIFOs are not enabled. 1: RX and TX FIFOs are enabled.

## 3.10 I2C/SCCB Controller

## 3.10.1 General Description

I2C (Inter-IC)/SCCB (Serial Camera Control Bus) is a two-wire serial interface. The two signals are SCL and SDA. SCL is a clock signal that is driven by the master. SDA is a bi-directional data signal that can be driven by either the master or the slave. This generic controller supports the master role and conforms to the I2C specification.

### 3.10.1.1 Feature

- I2C compliant master mode operation
- Adjustable clock speed for LS/FS mode operation
- Supports 7-bit/10-bit addressing
- Supports high-speed mode
- Supports slave clock extension
- START/STOP/REPEATED START condition
- Manual transfer mode
- Multi-write per transfer (up to 8 data bytes for non-DMA mode)
- Multi-read per transfer (up to 8 data bytes for non-DMA mode)
- Multi-transfer per transaction
- Combined format transfer with length change capability
- Active drive/wired-and I/O configuration

### 3.10.1.2 Manual Transfer Mode

The controller offers one transfer mode, the manual mode.

When the manual mode is selected, in addition to the slave address register, the controller has a built-in 8byte deep FIFO which allows MCU to prepare up to 8 bytes of data for a write transfer, or read up to 8 bytes of data for a read transfer.

### 3.10.1.3 Transfer Format Support

This controller has been designed to be as generic as possible in order to support a wide range of devices that may utilize different combinations of transfer formats. Here are the transfer format types that can be supported through different software configuration:

#### Wording convention note

- Transfer = Anything encapsulated within a Start and Stop or Repeated Start.
- Transfer length = Number of bytes within the transfer
- Transaction = This is the top unit. Everything combined equals 1 transaction.
- Transaction length = Number of transfers to be conducted.



Master to slave dir



Slave to master dir

#### Single-byte access


Single Byte Write




Single Byte Read

**Multi-byte access**


Multi Byte Write




Multi Byte Read

**Multi-byte transfer + multi-transfer (same direction)**


Multi Byte Write + Multi Transfer




Multi Byte Read + Multi Transfer

**Multi-byte transfer + multi-transfer w RS (same direction)**

Multi Byte Write + Multi Transfer + Repeated Start




Multi Byte Read + Multi Transfer + Repeated Start



### Combined write/read with Repeated Start (direction change)

Note: Only supports write and then read sequence. Read and then write is not supported.


Combined Multi Byte Write + Multi Byte Read




## 3.10.2 Programming Examples

### Common transfer programmable parameters

Programmable Parameters



### Output waveform timing programmable parameters



### 3.10.3 Register Definition

Module name: I2C\_SCCB\_Controller base address: (+A0120000h)

Address	Name	Width	Register function
A0120000	<u>DATA_PORT</u>	16	Data port register
A0120004	<u>SLAVE_ADDR</u>	16	Slave address register
A0120008	<u>INTR_MASK</u>	16	<b>Interrupt mask register</b> This register provides masks for the corresponding interrupt sources as indicated in the intr_stat register. 1 = Allow interrupt 0 = Disable interrupt <i>Note: While disabled, the corresponding interrupt will not be asserted, however intr_stat will still be updated with the status, i.e. mask does not affect intr_stat register values.</i>
A012000C	<u>INTR_STAT</u>	16	<b>Interrupt status register</b> When an interrupt is issued by the I2C controller, this register will need to be read by MCU to determine the cause for the interrupt. After this status has been read and appropriate actions are taken, the corresponding interrupt source will need to be written 1 to clear.
A0120010	<u>CONTROL</u>	16	Control register
A0120014	<u>TRANSFER_LEN</u>	16	Transfer length register (number of bytes per transfer)
A0120018	<u>TRANSAC_LEN</u>	16	Transaction length register (number of transfers per transaction)
A012001C	<u>DELAY_LEN</u>	16	Inter delay length register
A0120020	<u>TIMING</u>	16	<b>Timing control register</b> LS/FS only. This register is used to control the output waveform timing. Each half pulse width, i.e. each high or low pulse, is equal to $(\text{step\_cnt\_div}+1) * (\text{sample\_cnt\_div}+1) / 13\text{MHz}$
A0120024	<u>START</u>	16	Start register
A0120030	<u>FIFO_STAT</u>	16	FIFO status register

Address	Name	Width	Register function
A0120038	<u>FIFO ADDR CLR</u>	16	FIFO address clear register
A0120040	<u>IO CONFIG</u>	16	<b>IO config register</b> This register is used to configure the I/O for the SDA and SCL lines to select between normal I/O mode, or open-drain mode to support wired-and bus.
A0120048	<u>HS</u>	16	<b>High speed mode register</b> This register contains options for supporting high speed operation features. Each HS half pulse width, i.e. each high or low pulse, is equal to (step_cnt_div+1)*(sample_cnt_div + 1)/13MHz
A0120050	<u>SOFTRESET</u>	16	Soft reset register
A0120060	<u>SPARE</u>	16	SPARE
A0120064	<u>DEBUGSTAT</u>	16	Debug status register
A0120068	<u>DEBUGCTRL</u>	16	Debug control register
A012006C	<u>TRANSFER LEN A UX</u>	16	Transfer length register (number of bytes per transfer)
A0120074	<u>TIMEOUT</u>	16	Timeout timing register

 A0120000 DATA PORT Data Port Register 0000 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>DATA_PORT</b>																
RW																
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0																

Bit(s)	Mnemonic	Name	Description
7:0	<b>DATA_PORT</b>	<b>DATA_PORT</b>	<b>FIFO access port</b> During master write sequences (slave_addr[0] = 0), this port can be written by APB, and during master read sequences (slave_addr[0] = 1), this port can be read by APB. <i>Note: Slave_addr must be set correctly before accessing FIFO.</i>
7:0	<b>DATA_PORT</b>	<b>DATA_PORT</b>	For debugging only: If the fifo_apb_debug bit is set, FIFO can be read and written by the APB.

 A0120004 SLAVE ADDR Slave Address Register 00BF 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>SLAVE_ADDR</b>																
RW																
Reset 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1																

Bit(s)	Mnemonic	Name	Description
7:0	<b>SLAVE_ADD R</b>	<b>SLAVE_ADDR</b>	<b>Specifies the slave address of the device to be accessed</b> Bit 0 is defined by the I2C protocol as a bit that indicates the direction of transfer.

Bit(s)	Mnemonic	Name	Description
			0: Master write 1: Master read

 A0120008 INTR\_MASK Interrupt Mask Register 0000 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												MASK_TIME_OUT		MASK_HS_NACKERR	MASK_ACKERR	MASK_TRA_NSA_CCOMP
Type												RW		RW	RW	RW
Reset												0		0	0	0

**Overview:** This register provides masks for the corresponding interrupt sources as indicated in the intr\_stat register. 1 = allow interrupt; 0 = disable interrupt Note that while disabled, the corresponding interrupt will not be asserted. However, intr\_stat will still be updated with the status, i.e. mask does not affect intr\_stat register values.

Bit(s)	Mnemonic	Name	Description
4	<b>MASK_TIMEOUT</b>	<b>MASK_TIMEOUT</b>	Setting this value to 0 will mask TIMEOUT interrupt signal.
2	<b>MASK_HS_NACKERR</b>	<b>MASK_HS_NACKERR</b>	Setting this value to 0 will mask HS_NACKERR interrupt signal.
1	<b>MASK_ACKERR</b>	<b>MASK_ACKERR</b>	Setting this value to 0 will mask ACK_ERR interrupt signal.
0	<b>MASK_TRANSAC_COMP</b>	<b>MASK_TRANSAC_COMP</b>	Setting this value to 0 will mask TRANSAC_COMP interrupt signal.

 A012000C INTR\_STAT Interrupt Status Register 0000 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												TIMEOUT_UT	ARB_LOST	HS_NACKERR	ACKERR	TRANSAC_COMP
Type												W1C	W1C	W1C	W1C	W1C
Reset												0	0	0	0	0

**Overview:** When an interrupt is issued by the I2C controller, this register will need to be read by MCU to determine the cause for the interrupt. After this status has been read and appropriate actions are taken, the corresponding interrupt source will need to be written 1 to clear.

Bit(s)	Mnemonic	Name	Description
4	<b>TIMEOUT</b>	<b>TIMEOUT_IRQ</b>	This status is asserted if time-out is enabled and the timer expires. The internal master state machine will stop, and MCU will need to manually clear the state machine by either issuing software reset by disabling the transact_en bit. Time-out can be used to detect PCB or I2C malfunction.
3	<b>ARB_LOST</b>	<b>SPARE</b>	<b>Reserved</b>
2	<b>HS_NACKERR</b>	<b>HS_NACKERR</b>	This status is asserted if HS master code NACK error detection is

Bit(s)	Mnemonic	Name	Description
	RR		enabled. If enabled, HS master code NACK err will cause transaction to end, and stop will be issued.
1	ACKERR	ACKERR	This status is asserted if ACK error detection is enabled. If enabled, ACKERR will cause transaction to end, and stop will be issued.
0	TRANSAC_	TRANSAC_COMP	This status is asserted when a transaction is completed successfully.

A0120010 CONTROL Control Register 0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								TIMEOUT_E_N	RESET_BUSSPARE_N	TRANSFER_LEN_CHANGE	ACKERR_DETECT_EN	DIR_CHANGE	CLK_EXT_EN		RS_STOP	
Type								RW	RW	RW	RW	RW	RW		RW	
Reset								0	0	0	0	0	0		0	

Bit(s)	Mnemonic	Name	Description
8	TIMEOUT_E	TIMEOUT_EN_N	<b>Enables time-out mechanism</b> When enabled, if SCL stays at 0 for too long period of time due to I2C slave holds SCL at 0 for too long or SCL sticks at 0 due to PCB issue, the master shall terminate the transaction, stop the internal state machine and assert time-out interrupt. MCU shall handle this case appropriately and reset the master and FIFO address before reissuing the transaction again. If this option is disabled, the HW timer will not count and nor expire forever. 0: Disable 1: Enable
7	RESET_BUSSPARE	_BUSY_EN	Reserved
6	TRANSFER	TRANSFER_LEN_CHAN_CHANGE	<b>Specifies whether or not to change the transfer length after the first transfer is completed</b> If enabled, the transfers after the first transfer will use the transfer_len_aux parameter. 0: Disable 1: Enable
5	ACKERR_D	ACKERR_DET_EN	<b>Enables slave ACK error detection</b> When enabled, if slave ACK error is detected, the master shall terminate the transaction by issuing a STOP condition and then assert the ACKERR interrupt. MCU handles this case appropriately then resets the FIFO address before reissuing transaction. If this option is disabled, the controller will ignore slave ACK error and keep on scheduled transaction. 0: Disable 1: Enable
4	DIR_CHANGE	DIR_CHANGE	<b>Combined transfer format, where the direction of transfer is to be changed from write to read after the FIRST RS condition</b> <i>Note: When set to 1, the transfers after the direction change will be based on the transfer_len_aux parameter.</i> 0: Disable 1: Enable
3	CLK_EXT_E	CLK_EXT_EN	<b>I2C spec allows slaves to hold the SCL line low if it is not yet</b>

Bit(s)	Mnemonic	Name	Description
N			<b>ready for further processing</b> Therefore, if this bit is set to 1, the master controller will enter a high wait state until the slave releases the SCL line.
1	RS_STOP	RS_STOP	<b>In LS/FS mode, this bit affects multi-transfer transaction only.</b> It controls whether or not the REPEATED-START condition is used between transfers. The last ending transfer always ends with a STOP. In HS mode, this bit must be set to 1. 0: Use STOP 1: Use REPEATED-START

A0120014 **TRANSFER LE** Transfer Length Register (Number of Bytes per N Transfer) 0001

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																TRANSFER_LEN_AUX
Type																RW
Reset																0 0 0 1

Bit(s)	Mnemonic	Name	Description
3:0	TRANSFER LEN_AUX	TRANSFER_LEN	<b>Indicates the number of data bytes to be transferred in 1 transfer unit (excluding slave address byte)</b> <i>Note: The value must be set to be bigger than 1; otherwise no transfer will take place.</i>

A0120018 **TRANSAC LEN** Transaction Length Register (Number of Transfers per Transaction) 0001

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																TRANSAC_LEN
Type																RW
Reset																0 0 0 0 0 0 0 0 1

Bit(s)	Mnemonic	Name	Description
7:0	TRANSAC LEN	TRANSAC_LEN	<b>Indicates the number of transfers to be transferred in 1 transaction</b> <i>Note: The value must be set to be bigger than 1; otherwise no transfer will take place.</i>

A012001C **DELAY LEN** Inter Delay Length Register 0002

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																DELAY_LEN
Type																RW
Reset																0 0 0 0 0 0 0 0 1 0

Bit(s)	Mnemonic	Name	Description
7:0	DELAY LEN	DELAY_LEN	<b>Sets up wait delay between consecutive transfers when RS_STOP bit is set to 0</b> Unit: Half the pulse width

## A0120020 TIMING Timing Control Register 1303

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DATA REA D_AD J	DATA_READ_TIME		SAMPLE_CNT_DIV							STEP_CNT_DIV					
Type	RW	RW		RW							RW					
Reset	0	0	0	1		0	1	1			0	0	0	0	1	1

**Overview:** LS/FS only. This register is used to control the output waveform timing. Each half pulse width, i.e. each high or low pulse, is equal to (step\_cnt\_div+1)\*(sample\_cnt\_div + 1)/13MHz.

Bit(s)	Mnemonic	Name	Description
15	DATA_REA D_ADJ	DATA_READ_ADJ	When set to 1, data latch in sampling time during master reads are adjusted according to the DATA_READ_TIME value. Otherwise, by default, the data are latched in at half of the high pulse width point. This value must be set to be smaller than or equal to half the high pulse width.
14:12	DATA_REA	DATA_READ_TIME D_TIME	This value is valid only when DATA_READ_ADJ is set to 1. This can be used to adjust so that the data are latched in at earlier sampling points (assuming data are settled by then).
10:8	SAMPLE_C	SAMPLE_CNT_DIV NT_DIV	Used for LS/FS only. This adjusts the width of each sample. Sample width = (sample_cnt_div + 1)/13MHz
5:0	STEP_CNT	STEP_CNT_DIV DIV	Specifies the number of samples per half pulse width, i.e. each high or low pulse

## A0120024 START Start Register 0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																STAR T
Type																RW
Reset																0

Bit(s)	Mnemonic	Name	Description
0	START	START	Starts the transaction on the bus It is auto de-asserted at the end of the transaction.

## A0120030 FIFO\_STAT FIFO Status Register 0001

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RD_ADDR		WR_ADDR		FIFO_OFFSET										WR_F ULL	RD_E MPTY
Type	RO		RU		RU										RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Bit(s)	Mnemonic	Name	Description
15:12	RD_ADDR	RD_ADDR	Current RD address pointer

Bit(s)	Mnemonic	Name	Description
11:8	WR_ADDR	WR_ADDR	Only bit [2:0] have physical meanings.
7:4	FIFO_OFFSET	FIFO_OFFSET	Current WR address pointer
ET			Only bit [2:0] have physical meanings.
1	WR_FULL	WR_FULL	Indicates FIFO is full
0	RD_EMPTY	RD_EMPTY	Indicates FIFO is empty

 A0120038 FIFO\_ADDR\_CLR FIFO Address Clear Register 0000 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FIFO_ADDR_CLR
Type																WO
Reset																0

Bit(s)	Mnemonic	Name	Description
0	FIFO_ADDR_CLR	FIFO_ADDR_CLR	When written with 1'b1, a 1 pulse fifo_addr_clr is generated to clear the FIFO address back to 0.

 A0120040 IO\_CONFIG IO Config Register 0000 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													IDLE_OE_EN		SDA_IO_CONFIG_NFIG	SCL_IO_CONFIG_NFIG
Type													RW		RW	RW
Reset													0		0	0

**Overview:** This register is used to configure the I/O for the SDA and SCL lines to select between normal I/O mode or open-drain mode to support wired-and bus.

Bit(s)	Mnemonic	Name	Description
3	IDLE_OE_EN	IDLE_OE_EN	0: Does not drive bus in idle state 1: Drive bus in idle state
1	SDA_IO_CONFIG_NFIG	SDA_IO_CONFIG_NFIG	0: Normal tristate I/O mode 1: Open-drain mode
0	SCL_IO_CONFIG_NFIG	SCL_IO_CONFIG_NFIG	0: Normal tristate I/O mode 1: Open-drain mode

 A0120048 HS High Speed Mode Register 0102 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		HS_SAMPLE_CNT_DIV			HS_STEP_CNT_DIV					MASTER_CODE					HS_NACK_ENABLE	HS_E_N

Type		RW		RW		RW		RW	RW						
Reset		0	0	0		0	0	1		0	0	0		1	0

**Overview:** This register contains options for supporting high speed operation features. Each HS half pulse width, i.e. each high or low pulse, is equal to (step\_cnt\_div+1)\*(sample\_cnt\_div + 1)/13MHz.

Bit(s)	Mnemonic	Name	Description
14:12	<b>HS_SAMP1_E_CNT_DIV</b>	HS_SAMPLE_CNT_DIV	When the high-speed mode is entered after the master code transfer is completed, the sample width will become dependent on this parameter.
10:8	<b>HS_STEP_CNT_DIV</b>	HS_STEP_CNT_DIV	When the high-speed mode is entered after the master code transfer is completed, the number of samples per half pulse width will become dependent on this value.
6:4	<b>MASTER_CODE</b>	MASTER_CODE	This is the 3 bit programmable value for the master code to be transmitted.
1	<b>HS_NACKERR_DE</b>	HS_NACKERR_DE	<b>Enables NACKERR detection during the master code transmission</b> When enabled, if NACK is not received after the master code is transmitted, the transaction will be terminated with a STOP condition.
0	<b>HS_EN</b>	HS_EN	<b>Enables high-speed transaction</b> <i>Note: rs_stop must be set to 1.</i>

A0120050 <u>SOFTRESET</u> Soft Reset Register																0000
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																<b>SOFT_RESET</b>
Type																<b>WO</b>
Reset																0

Bit(s)	Mnemonic	Name	Description
0	<b>SOFT_RESET</b>	SOFT_RESET	When written with 1'b1, a 1 pulse soft reset is used as synchronous reset to reset the I2C internal hardware circuits.

A0120060 <u>SPARE</u> SPARE																0000
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																<b>SPARE</b>
Type																<b>RW</b>
Reset																0

Bit(s)	Mnemonic	Name	Description
3:0	<b>SPARE</b>	SPARE	Reserved for future use

A0120064 <u>DEBUGSTAT</u> Debug Status Register																0020
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									<b>BUS_BUSY</b>	<b>MASTER_W</b>	<b>MASTER_R</b>					<b>MASTER_STATE</b>

Type								RITE	EAD		
Reset								RO	RO	RO	
								0	0	0	RO
								0	0	0	0

Bit(s)	Mnemonic	Name	Description
7	BUS_BUSY	SPARE	<b>Reserved</b>
6	MASTER_W	MASTER_WRITE	<b>For debugging only</b> 1: Current transfer is in the master write dir.
5	MASTER_R	MASTER_READ	<b>For debugging only</b> 1: Current transfer is in the master read dir.
4:0	MASTER_ST	MASTER_STATE	<b>(For debugging only) Reads back the current master_state.</b> 0: Idle state 1: I2C master is preparing to send out the start bit, SCL=1, SDA=1. 2: I2C master is sending out the start bit, SCL=1, SDA=0. 3: I2C master/slave is preparing to transmit data bit, SCL=0, SDA=data bit. (Data bit can be changed when SCL=0.) 4: I2C master/slave is transmitting data bit, SCL=1, SDA=data bit. (Data bit is stable when SCL=1.) 5: I2C master/slave is preparing to transmit the ACK bit, SCL=0, SDA=ack. (The ACK bit can be changed when SCL=0.) 6: I2C master/slave is transmitting the ACK bit, SCL=1, SDA=0. (The ACK bit is stable when SCL=1.) 7: I2C master is preparing to send out stop bit or repeated-start bit, SCL=0, SDA=0/1. (0: Stop bit; 1: Repeated-start bit) 8: I2C master is sending out stop bit or repeated-start bit, SCL=1, SDA=1/0. (0: Repeated-start bit; 1: Stop bit) 9: I2C master is in delay start between two transfers, SCL=1, SDA=1. 10: I2C master is in FIFO wait state; For writing transaction, it means FIFO is empty and I2C master is waiting for DMA controller to write data into FIFO. For reading transaction, it means FIFO is full and I2C master is waiting for DMA controller to read data from FIFO, SCL=0, SDA=don't care. 12: I2C master is preparing to send out data bit of master code. This state is used only in high-speed transaction, SCL=0, SDA=data bit of master code. (Data bit of master code can be changed when SCL=0.) 13: I2C master is sending out data bit of master code. This state is used only in high-speed transaction, SCL=1, SDA=data bit of master code. (Data bit of master code is stable when SCL=1.) 14: I2C master/slave is preparing to transmit the NACK bit, SCL=0, SDA=nack bit. (The NACK bit can be changed when SCL=0.) This state is used only in high-speed transaction. 15: I2C master/slave is transmitting the NACK bit, SCL=1, SDA=1. This state is used only in high-speed transaction.

A0120068 DEBUGCTRL Debug Control Register																0000	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name																APB_	FIFO_
Type																DEBU	APB_
Reset																G_RD	DEBU
																WO	RW
																0	0

Bit(s)	Mnemonic	Name	Description
1	APB_DEBU G_RD	APB_DEBUG_RD	<b>Only valid when fifo_apb_debug is set to 1</b> Writing to this register will generate a 1 pulsed FIFO APB RD signal for reading the FIFO data.
0	FIFO_APB_ DEBUG	FIFO_APB_DEBUG	<b>Used for trace 32 debugging</b> When using trace 32, and the memory map is shown, turning this bit on will block the normal APB read access. The APB read access to the FIFO will then be enabled by writing to apb_debug_rd. 0: Disable 1: Enable

A012006C <u>TRANSFER LE</u> Transfer Length Register (Number of Bytes per N_AUX Transfer) 0001																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																<u>TRANSFER_LEN</u>
Type																RW
Reset																0 0 0 1

Bit(s)	Mnemonic	Name	Description
3:0	TRANSFER_TRANSFER_LEN LEN	AUX	<b>Only valid when dir_change or transfer_len_change is set to 1.</b> <b>Indicates the number of data bytes to be transferred in 1 transfer unit (excluding slave address byte) for the transfers following the direction change or transfer_len_change</b> If dir_change =1, the first write transfer length will depend on transfer_len, while the second read transfer length will depend on transfer_len_aux. Dir change is always after the first transfer. Similarly, transfer length change is always after the first transfer. <i>Note: The value must be set to be bigger than 1; otherwise no transfer will take place.</i>

A0120074 <u>TIMEOUT</u> Timeout Timing Register FFFF																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																<u>TIMEOUT</u>
Type																RW
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
15:0		TIMEOUT	<b>Indicates the number of steps to count before time-out</b> The time-out counter counts only when the time-out mechanism is enabled and has started a transaction.

### 3.11 I2C/SCCB Controller (I2C\_SCCB\_Controller\_18V)

#### 3.11.1 General Description

I2C (Inter-IC)/SCCB (Serial Camera Control Bus) is a two-wire serial interface. The two signals are SCL and SDA. SCL is a clock signal that is driven by the master. SDA is a bi-directional data signal

that can be driven by either the master or the slave. This generic controller supports the master role and conforms to the I2C specification.

### 3.11.1.1 Feature

- I2C compliant master mode operation
- Adjustable clock speed for LS/FS mode operation
- Supports 7-bit/10-bit addressing
- Supports high-speed mode
- Supports slave clock extension
- START/STOP/REPEATED START condition
- Manual transfer mode
- Multi-write per transfer (up to 8 data bytes for non-DMA mode)
- Multi-read per transfer (up to 8 data bytes for non-DMA mode)
- Multi-transfer per transaction
- Combined format transfer with length change capability
- Active drive/wired-and I/O configuration

### 3.11.1.2 Manual Transfer Mode

The controller offers one transfer mode, the manual mode.

When the manual mode is selected, in addition to the slave address register, the controller has a built-in 8byte deep FIFO which allows MCU to prepare up to 8 bytes of data for a write transfer, or read up to 8 bytes of data for a read transfer.

### 3.11.1.3 Transfer Format Support

This controller has been designed to be as generic as possible in order to support a wide range of devices that may utilize different combinations of transfer formats. Here are the transfer format types that can be supported through different software configuration:

#### Wording convention note

- Transfer = Anything encapsulated within a Start and Stop or Repeated Start.
- Transfer length = Number of bytes within the transfer
- Transaction = This is the top unit. Everything combined equals 1 transaction.
- Transaction length = Number of transfers to be conducted.



Master to slave dir



Slave to master dir

#### Single-byte access


Single Byte Write




Single Byte Read

**Multi-byte access**


Multi Byte Write




Multi Byte Read

**Multi-byte transfer + multi-transfer (same direction)**


Multi Byte Write + Multi Transfer




Multi Byte Read + Multi Transfer

**Multi-byte transfer + multi-transfer w RS (same direction)**


Multi Byte Write + Multi Transfer + Repeated Start




Multi Byte Read + Multi Transfer + Repeated Start


**Combined write/read with Repeated Start (direction change)***Note: Only supports write and then read sequence. Read and then write is not supported.*

Combined Multi Byte Write + Multi Byte Read

**3.11.2 Programming Examples****Common transfer programmable parameters**

Programmable Parameters

**Output waveform timing programmable parameters**



### 3.11.3 Register Definition

Module name: I2C\_SCCB\_Controller\_18V base address: (+A02A0000h)

Address	Name	Width	Register function
A02A0000	<u>DATA_PORT</u>	16	Data port register
A02A0004	<u>SLAVE_ADDR</u>	16	Slave address register
A02A0008	<u>INTR_MASK</u>	16	<b>Interrupt mask register</b> This register provides masks for the corresponding interrupt sources as indicated in the intr_stat register. 1 = Allow interrupt 0 = Disable interrupt <i>Note: While disabled, the corresponding interrupt will not be asserted, however intr_stat will still be updated with the status, i.e. mask does not affect intr_stat register values.</i>
A02A000C	<u>INTR_STAT</u>	16	<b>Interrupt status register</b> When an interrupt is issued by the I2C controller, this register will need to be read by MCU to determine the cause for the interrupt. After this status has been read and appropriate actions are taken, the corresponding interrupt source will need to be written 1 to clear.
A02A0010	<u>CONTROL</u>	16	Control register
A02A0014	<u>TRANSFER LEN</u>	16	Transfer length register (number of bytes per transfer)
A02A0018	<u>TRANSAC LEN</u>	16	Transaction length register (number of transfers per transaction)
A02A001C	<u>DELAY LEN</u>	16	Inter delay length register
A02A0020	<u>TIMING</u>	16	<b>Timing control register</b> LS/FS only. This register is used to control the output waveform timing. Each half pulse width, i.e. each high or low pulse, is equal to $(\text{step\_cnt\_div}+1) * (\text{sample\_cnt\_div}+1) / 13\text{MHz}$
A02A0024	<u>START</u>	16	Start register
A02A0030	<u>FIFO STAT</u>	16	FIFO status register

Address	Name	Width	Register function
A02A0038	<u>FIFO ADDR CLR</u>	16	FIFO address clear register
A02A0040	<u>IO CONFIG</u>	16	<b>IO config register</b> This register is used to configure the I/O for the SDA and SCL lines to select between normal I/O mode, or open-drain mode to support wired-and bus.
A02A0048	<u>HS</u>	16	<b>High speed mode register</b> This register contains options for supporting high speed operation features. Each HS half pulse width, i.e. each high or low pulse, is equal to (step_cnt_div+1)*(sample_cnt_div + 1)/13MHz
A02A0050	<u>SOFTRESET</u>	16	Soft reset register
A02A0060	<u>SPARE</u>	16	SPARE
A02A0064	<u>DEBUGSTAT</u>	16	Debug status register
A02A0068	<u>DEBUGCTRL</u>	16	Debug control register
A02A006C	<u>TRANSFER LEN A UX</u>	16	Transfer length register (number of bytes per transfer)
A02A0074	<u>TIMEOUT</u>	16	Timeout timing register

A02A0000 <u>DATA PORT</u> Data Port Register 0000																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>DATA_PORT</b>																
RW																
Reset																

Bit(s)	Mnemonic	Name	Description
7:0	<b>DATA_PORT</b>	<b>DATA_PORT</b>	<b>FIFO access port</b> During master write sequences (slave_addr[0] = 0), this port can be written by APB, and during master read sequences (slave_addr[0] = 1), this port can be read by APB.
			<i>Note: Slave_addr must be set correctly before accessing FIFO.</i>
			For debugging only: If the fifo_apb_debug bit is set, FIFO can be read and written by the APB.

A02A0004 <u>SLAVE ADDR</u> Slave Address Register 00BF																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>SLAVE_ADDR</b>																
RW																
Reset																

Bit(s)	Mnemonic	Name	Description
7:0	<b>SLAVE_ADD R</b>	<b>SLAVE_ADDR</b>	<b>Specifies the slave address of the device to be accessed</b> Bit 0 is defined by the I2C protocol as a bit that indicates the direction of transfer.

Bit(s)	Mnemonic	Name	Description
			0: Master write
			1: Master read

 A02A0008 INTR\_MASK Interrupt Mask Register 0000 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												MASK_TIMEOUT		MASK_HS_NACKERR	MASK_ACKERR	MASK_TRA_NSA_CCOMP
Type												RW		RW	RW	RW
Reset												0		0	0	0

**Overview:** This register provides masks for the corresponding interrupt sources as indicated in the intr\_stat register. 1 = allow interrupt; 0 = disable interrupt Note that while disabled, the corresponding interrupt will not be asserted. However, intr\_stat will still be updated with the status, i.e. mask does not affect intr\_stat register values.

Bit(s)	Mnemonic	Name	Description
4	<b>MASK_TIMEOUT</b>	<b>MASK_TIMEOUT</b>	Setting this value to 0 will mask TIMEOUT interrupt signal.
2	<b>MASK_HS_NACKERR</b>	<b>MASK_HS_NACKERR</b>	Setting this value to 0 will mask HS_NACKERR interrupt signal.
1	<b>MASK_ACKERR</b>	<b>MASK_ACKERR</b>	Setting this value to 0 will mask ACK_ERR interrupt signal.
0	<b>MASK_TRA_NSA_CCOMP</b>	<b>MASK_TRA_NSA_CCOMP</b>	Setting this value to 0 will mask TRANSAC_COMP interrupt signal.

 A02A000C INTR\_STAT Interrupt Status Register 0000 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												TIMEOUT_UT	ARB_LOST	HS_NACKERR	ACKERR	TRANSAC_COMP
Type												W1C	W1C	W1C	W1C	W1C
Reset												0	0	0	0	0

**Overview:** When an interrupt is issued by the I2C controller, this register will need to be read by MCU to determine the cause for the interrupt. After this status has been read and appropriate actions are taken, the corresponding interrupt source will need to be written 1 to clear.

Bit(s)	Mnemonic	Name	Description
4	<b>TIMEOUT</b>	<b>TIMEOUT_IRQ</b>	This status is asserted if time-out is enabled and the timer expires. The internal master state machine will stop, and MCU will need to manually clear the state machine by either issuing software reset by disabling the transact_en bit. Time-out can be used to detect PCB or I2C malfunction.
3	<b>ARB_LOST</b>	<b>SPARE</b>	<b>Reserved</b>
2	<b>HS_NACKERR</b>	<b>HS_NACKERR</b>	This status is asserted if HS master code NACK error detection is

Bit(s)	Mnemonic	Name	Description
	RR		enabled. If enabled, HS master code NACK err will cause transaction to end, and stop will be issued.
1	ACKERR	ACKERR	This status is asserted if ACK error detection is enabled. If enabled, ACKERR will cause transaction to end, and stop will be issued.
0	TRANSAC_	TRANSAC_COMP	This status is asserted when a transaction is completed successfully.

A02A0010 CONTROL Control Register 0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								TIMEOUT_E_N	RESET_BUSSPARE_N	TRANSFER_LEN_CHANGE	ACKERR_DETECT_EN	DIR_CHANGE	CLK_EXT_EN		RS_STOP	
Type								RW	RW	RW	RW	RW	RW		RW	
Reset								0	0	0	0	0	0		0	

Bit(s)	Mnemonic	Name	Description
8	TIMEOUT_E	TIMEOUT_EN_N	<b>Enables time-out mechanism</b> When enabled, if SCL stays at 0 for too long period of time due to I2C slave holds SCL at 0 for too long or SCL sticks at 0 due to PCB issue, the master shall terminate the transaction, stop the internal state machine and assert time-out interrupt. MCU shall handle this case appropriately and reset the master and FIFO address before reissuing the transaction again. If this option is disabled, the HW timer will not count and nor expire forever. 0: Disable 1: Enable
7	RESET_BUSSPARE	_BUSY_EN	Reserved
6	TRANSFER	TRANSFER_LEN_CHAN_CHANGE	<b>Specifies whether or not to change the transfer length after the first transfer is completed</b> If enabled, the transfers after the first transfer will use the transfer_len_aux parameter. 0: Disable 1: Enable
5	ACKERR_D	ACKERR_DET_EN	<b>Enables slave ACK error detection</b> When enabled, if slave ACK error is detected, the master shall terminate the transaction by issuing a STOP condition and then assert the ACKERR interrupt. MCU handles this case appropriately then resets the FIFO address before reissuing transaction. If this option is disabled, the controller will ignore slave ACK error and keep on scheduled transaction. 0: Disable 1: Enable
4	DIR_CHANGE	DIR_CHANGE	<b>Combined transfer format, where the direction of transfer is to be changed from write to read after the FIRST RS condition</b> <i>Note: When set to 1, the transfers after the direction change will be based on the transfer_len_aux parameter.</i> 0: Disable 1: Enable
3	CLK_EXT_E	CLK_EXT_EN	<b>I2C spec allows slaves to hold the SCL line low if it is not yet</b>

Bit(s)	Mnemonic	Name	Description
N			<b>ready for further processing</b> Therefore, if this bit is set to 1, the master controller will enter a high wait state until the slave releases the SCL line.
1	RS_STOP	RS_STOP	<b>In LS/FS mode, this bit affects multi-transfer transaction only.</b> It controls whether or not the REPEATED-START condition is used between transfers. The last ending transfer always ends with a STOP. In HS mode, this bit must be set to 1. 0: Use STOP 1: Use REPEATED-START

A02A0014 TRANSFER LE Transfer Length Register (Number of Bytes per N Transfer) 0001

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																TRANSFER_LEN_AUX
Type																RW
Reset																0 0 0 1

Bit(s)	Mnemonic	Name	Description
3:0	TRANSFER LEN_AUX	TRANSFER_LEN	Indicates the number of data bytes to be transferred in 1 transfer unit (excluding slave address byte) <i>Note: The value must be set to be bigger than 1; otherwise no transfer will take place.</i>

A02A0018 TRANSAC LEN Transaction Length Register (Number of Transfers per Transaction) 0001

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																TRANSAC_LEN
Type																RW
Reset																0 0 0 0 0 0 0 0 1

Bit(s)	Mnemonic	Name	Description
7:0	TRANSAC LEN	TRANSAC_LEN	Indicates the number of transfers to be transferred in 1 transaction <i>Note: The value must be set to be bigger than 1; otherwise no transfer will take place.</i>

A02A001C DELAY LEN Inter Delay Length Register 0002

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																DELAY_LEN
Type																RW
Reset																0 0 0 0 0 0 0 0 1 0

Bit(s)	Mnemonic	Name	Description
7:0	DELAY LEN	DELAY_LEN	Sets up wait delay between consecutive transfers when RS_STOP bit is set to 0 Unit: Half the pulse width

A02A0020 **TIMING** Timing Control Register 1303 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DATA REA D_AD J	DATA_READ_TIME		SAMPLE_CNT_DIV							STEP_CNT_DIV					
Type	RW	RW		RW							RW					
Reset	0	0	0	1		0	1	1			0	0	0	0	1	1

**Overview:** LS/FS only. This register is used to control the output waveform timing. Each half pulse width, i.e. each high or low pulse, is equal to (step\_cnt\_div+1)\*(sample\_cnt\_div + 1)/13MHz.

Bit(s)	Mnemonic	Name	Description
15	DATA_REA D_ADJ	DATA_READ_ADJ	When set to 1, data latch in sampling time during master reads are adjusted according to the DATA_READ_TIME value. Otherwise, by default, the data are latched in at half of the high pulse width point. This value must be set to be smaller than or equal to half the high pulse width.
14:12	DATA_REA	DATA_READ_TIME D_TIME	This value is valid only when DATA_READ_ADJ is set to 1. This can be used to adjust so that the data are latched in at earlier sampling points (assuming data are settled by then).
10:8	SAMPLE_C	SAMPLE_CNT_DIV NT_DIV	Used for LS/FS only. This adjusts the width of each sample. Sample width = (sample_cnt_div + 1)/13MHz
5:0	STEP_CNT	STEP_CNT_DIV DIV	Specifies the number of samples per half pulse width, i.e. each high or low pulse

 A02A0024 **START** Start Register 0000 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																STAR T
Type																RW
Reset																0

Bit(s)	Mnemonic	Name	Description
0	START	START	Starts the transaction on the bus It is auto de-asserted at the end of the transaction.

 A02A0030 **FIFO\_STAT** FIFO Status Register 0001 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RD_ADDR		WR_ADDR		FIFO_OFFSET										WR_F ULL	RD_E MPTY
Type	RO		RU		RU										RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Bit(s)	Mnemonic	Name	Description
15:12	RD_ADDR	RD_ADDR	Current RD address pointer

Bit(s)	Mnemonic	Name	Description
11:8	WR_ADDR	WR_ADDR	Only bit [2:0] have physical meanings.
7:4	FIFO_OFFSET	FIFO_OFFSET	Current WR address pointer
ET			Only bit [2:0] have physical meanings.
1	WR_FULL	WR_FULL	Indicates FIFO is full
0	RD_EMPTY	RD_EMPTY	Indicates FIFO is empty

 A02A0038 FIFO\_ADDR\_CLR FIFO Address Clear Register 0000 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FIFO_ADDR_CLR
Type																WO
Reset																0

Bit(s)	Mnemonic	Name	Description
0	FIFO_ADDR_CLR	FIFO_ADDR_CLR	When written with 1'b1, a 1 pulse fifo_addr_clr is generated to clear the FIFO address back to 0.

 A02A0040 IO\_CONFIG IO Config Register 0000 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													IDLE_OE_EN		SDA_IO_CONFIG_NFIG	SCL_IO_CONFIG_NFIG
Type													RW		RW	RW
Reset													0		0	0

**Overview:** This register is used to configure the I/O for the SDA and SCL lines to select between normal I/O mode or open-drain mode to support wired-and bus.

Bit(s)	Mnemonic	Name	Description
3	IDLE_OE_E_N	IDLE_OE_EN	0: Does not drive bus in idle state 1: Drive bus in idle state
1	SDA_IO_CO_NFIG	SDA_IO_CONFIG_NFIG	0: Normal tristate I/O mode 1: Open-drain mode
0	SCL_IO_CO_NFIG	SCL_IO_CONFIG_NFIG	0: Normal tristate I/O mode 1: Open-drain mode

 A02A0048 HS High Speed Mode Register 0102 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		HS_SAMPLE_CNT_DIV			HS_STEP_CNT_DIV					MASTER_CODE					HS_NACKER_DET_EN	HS_E_N

Type		RW		RW		RW		RW	RW						
Reset		0	0	0		0	0	1		0	0	0		1	0

**Overview:** This register contains options for supporting high speed operation features. Each HS half pulse width, i.e. each high or low pulse, is equal to (step\_cnt\_div+1)\*(sample\_cnt\_div + 1)/13MHz.

Bit(s)	Mnemonic	Name	Description
14:12	<b>HS_SAMP1_E_CNT_DIV</b>	HS_SAMPLE_CNT_DIV	When the high-speed mode is entered after the master code transfer is completed, the sample width will become dependent on this parameter.
10:8	<b>HS_STEP_CNT_DIV</b>	HS_STEP_CNT_DIV	When the high-speed mode is entered after the master code transfer is completed, the number of samples per half pulse width will become dependent on this value.
6:4	<b>MASTER_CODE</b>	MASTER_CODE	This is the 3 bit programmable value for the master code to be transmitted.
1	<b>HS_NACKERR_DE</b>	HS_NACKERR_DE	<b>Enables NACKERR detection during the master code transmission</b> When enabled, if NACK is not received after the master code is transmitted, the transaction will be terminated with a STOP condition.
0	<b>HS_EN</b>	HS_EN	<b>Enables high-speed transaction</b> <i>Note: rs_stop must be set to 1.</i>

#### A02A0050 SOFTRESET Soft Reset Register 0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																SOFT_RESET
Type																WO
Reset																0

Bit(s)	Mnemonic	Name	Description
0	<b>SOFT_RESET</b>	SOFT_RESET	When written with 1'b1, a 1 pulse soft reset is used as synchronous reset to reset the I2C internal hardware circuits.

#### A02A0060 SPARE SPARE 0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																SPARE
Type																RW
Reset																0

Bit(s)	Mnemonic	Name	Description
3:0	<b>SPARE</b>	SPARE	Reserved for future use

#### A02A0064 DEBUGSTAT Debug Status Register 0020

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									BUS_BUSY	MASTER_WER	MASTER_ER_R					MASTER_STATE

Type								RITE	EAD		
Reset								RO	RO	RO	
								0	0	0	RO
								0	0	0	0

Bit(s)	Mnemonic	Name	Description
7	BUS_BUSY	SPARE	<b>Reserved</b>
6	MASTER_W	MASTER_WRITE	<b>For debugging only</b> 1: Current transfer is in the master write dir.
5	MASTER_R	MASTER_READ	<b>For debugging only</b> 1: Current transfer is in the master read dir.
4:0	MASTER_ST	MASTER_STATE	<b>(For debugging only) Reads back the current master_state.</b> 0: Idle state 1: I2C master is preparing to send out the start bit, SCL=1, SDA=1. 2: I2C master is sending out the start bit, SCL=1, SDA=0. 3: I2C master/slave is preparing to transmit data bit, SCL=0, SDA=data bit. (Data bit can be changed when SCL=0.) 4: I2C master/slave is transmitting data bit, SCL=1, SDA=data bit. (Data bit is stable when SCL=1.) 5: I2C master/slave is preparing to transmit the ACK bit, SCL=0, SDA=ack. (The ACK bit can be changed when SCL=0.) 6: I2C master/slave is transmitting the ACK bit, SCL=1, SDA=0. (The ACK bit is stable when SCL=1.) 7: I2C master is preparing to send out stop bit or repeated-start bit, SCL=0, SDA=0/1. (0: Stop bit; 1: Repeated-start bit) 8: I2C master is sending out stop bit or repeated-start bit, SCL=1, SDA=1/0. (0: Repeated-start bit; 1: Stop bit) 9: I2C master is in delay start between two transfers, SCL=1, SDA=1. 10: I2C master is in FIFO wait state; For writing transaction, it means FIFO is empty and I2C master is waiting for DMA controller to write data into FIFO. For reading transaction, it means FIFO is full and I2C master is waiting for DMA controller to read data from FIFO, SCL=0, SDA=don't care. 12: I2C master is preparing to send out data bit of master code. This state is used only in high-speed transaction, SCL=0, SDA=data bit of master code. (Data bit of master code can be changed when SCL=0.) 13: I2C master is sending out data bit of master code. This state is used only in high-speed transaction, SCL=1, SDA=data bit of master code. (Data bit of master code is stable when SCL=1.) 14: I2C master/slave is preparing to transmit the NACK bit, SCL=0, SDA=nack bit. (The NACK bit can be changed when SCL=0.) This state is used only in high-speed transaction. 15: I2C master/slave is transmitting the NACK bit, SCL=1, SDA=1. This state is used only in high-speed transaction.

A02A0068 DEBUGCTRL Debug Control Register																0000	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name																APB_FIFO_G	APB_DEBUG_RD
Type																WO	RW
Reset																0	0

Bit(s)	Mnemonic	Name	Description
1	APB_DEBU G_RD	APB_DEBUG_RD	<b>Only valid when fifo_apb_debug is set to 1</b> Writing to this register will generate a 1 pulsed FIFO APB RD signal for reading the FIFO data.
0	FIFO_APB_ DEBUG	FIFO_APB_DEBUG	<b>Used for trace 32 debugging</b> When using trace 32, and the memory map is shown, turning this bit on will block the normal APB read access. The APB read access to the FIFO will then be enabled by writing to apb_debug_rd. 0: Disable 1: Enable

A02A006C <u>TRANSFER LE</u> Transfer Length Register (Number of Bytes per N_AUX Transfer) 0001																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<u>TRANSFER_LEN</u>															
<b>Type</b>	RW															
<b>Reset</b>	0 0 0 1															

Bit(s)	Mnemonic	Name	Description
3:0	TRANSFER_TRANSFER_LEN LEN	AUX	<b>Only valid when dir_change or transfer_len_change is set to 1.</b> <b>Indicates the number of data bytes to be transferred in 1 transfer unit (excluding slave address byte) for the transfers following the direction change or transfer_len_change</b> If dir_change =1, the first write transfer length will depend on transfer_len, while the second read transfer length will depend on transfer_len_aux. Dir change is always after the first transfer. Similarly, transfer length change is always after the first transfer. <i>Note: The value must be set to be bigger than 1; otherwise no transfer will take place.</i>

A02A0074 <u>TIMEOUT</u> Timeout Timing Register FFFF																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<u>TIMEOUT</u>															
<b>Type</b>	RW															
<b>Reset</b>	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1															

Bit(s)	Mnemonic	Name	Description
15:0		TIMEOUT	<b>Indicates the number of steps to count before time-out</b> The time-out counter counts only when the time-out mechanism is enabled and has started a transaction.

## 3.12 Real Time Clock

### 3.12.1 General Descriptions

The Real-Time Clock (RTC) module provides time and data information, as well as 32.768kHz clock. By configuring pin XOSC32\_ENB, the use of the 32k crystal can be determined, i.e. using a 32k crystal,

or not to use a 32k crystal. The RTC block has an independent power supply. When the mobile handset is powered off, a dedicated regulator supplies the RTC block. If the main battery is not present, a backup supply such as a small mercury cell battery or a large capacitor is used. In addition to providing timing data, an alarm interrupt is generated and can be used to power up the baseband core. Regulator interrupts corresponding to seconds, minutes, hours and days can be generated whenever the time counter value reaches a maximum value (e.g., 59 for seconds and minutes, 23 for hours, etc.). The year span is supported up to 2127. The maximum day-of-month values, which depend on the leap year condition, are stored in the RTC block.

### 3.12.2 Register Definition

Module name: RTC Base address: (+A0710000h)

Address	Name	Width	Register function
A0710000	<u>RTC_BBPU</u>	16	<b>Baseband power up</b>
A071 0004	<u>RTC_IRQ_STA</u>	16	<b>RTC IRQ status</b> This register is fixed to 0 when RTC_POWERKEY1 & RTC_POWERKEY2 unmatch the correct values.
A071 0008	<u>RTC_IRQ_EN</u>	16	<b>RTC IRQ enable</b> This register is fixed to 0 when RTC_POWERKEY1 & RTC_POWERKEY2 unmatch the correct values.
A071 000C	<u>RTC_CII_EN</u>	16	<b>Counter increment IRQ enable</b> This register activates or de-activates the IRQ generation when the TC counter reaches its maximum value.
A071 0010	<u>RTC_AL_MSK</u>	16	<b>RTC alarm mask</b> The alarm condition for alarm IRQ generation depends on whether or not the corresponding bit in this register is masked. Warning: If you set all bits to 1 in RTC_AL_MASK (i.e. RTC_AL_MASK=0x7f) and PWREN=1 in RTC_BBPU, it means the alarm will come every second, not disabled.
A071 0014	<u>RTC_TC_SEC</u>	16	<b>RTC seconds time counter register</b>
A071 0018	<u>RTC_TC_MIN</u>	16	<b>RTC minutes time counter register</b>
A071001C	<u>RTC_TC_HOU</u>	16	<b>RTC hours time counter register</b>
A0710020	<u>RTC_TC_DOM</u>	16	<b>RTC day-of-month time counter register</b>
A0710024	<u>RTC_TC_DOW</u>	16	<b>RTC day-of-week time counter register</b>
A0710028	<u>RTC_TC_MTH</u>	16	<b>RTC month time counter register</b>
A071002C	<u>RTC_TC_YEA</u>	16	<b>RTC year time counter register</b>
A0710030	<u>RTC_AL_SEC</u>	16	<b>RTC second alarm setting register</b>
A0710034	<u>RTC_AL_MIN</u>	16	<b>RTC minute alarm setting register</b>
A0710038	<u>RTC_AL_HOU</u>	16	<b>RTC hour alarm setting register</b>
A071003C	<u>RTC_AL_DOM</u>	16	<b>RTC day-of-month alarm setting register</b>
A0710040	<u>RTC_AL_DOW</u>	16	<b>RTC day-of-week alarm setting register</b>
A0710044	<u>RTC_AL_MTH</u>	16	<b>RTC month alarm setting register</b>
A0710048	<u>RTC_AL_YEA</u>	16	<b>RTC year alarm setting register</b>

Address	Name	Width	Register function
A071004C	<u>RTC OSC32C ON</u>	16	<b>OSC32 control</b> The function is only active when RTC_POWERKEY1 & RTC_POWERKEY2 match the correct values.
A0710050	<u>RTC POWERKEY1</u>	16	<b>RTC_POWERKEY1 register</b>
A0710054	<u>RTC POWERKEY2</u>	16	<b>RTC_POWERKEY2 register</b>
A0710058	<u>RTC PDN1</u>	16	<b>PDN1</b>
A071005C	<u>RTC PDN2</u>	16	<b>PDN2</b>
A0710060	<u>RTC SPAR0</u>	16	<b>Spare register for specific purpose</b>
A0710064	<u>RTC SPAR1</u>	16	<b>Spare register for specific purpose</b>
A0710068	<u>RTC PROT</u>	16	<b>Lock/unlock scheme to prevent RTC miswriting</b>
A071006C	<u>RTC DIFF</u>	16	<b>One-time calibration offset</b> This register is fixed to 0 when RTC_POWERKEY1 & RTC_POWERKEY2 unmatch the correct values.
A0710070	<u>RTC CALI</u>	16	<b>Repeat calibration offset</b> This register is fixed to 0 when RTC_POWERKEY1 & RTC_POWERKEY2 unmatch the correct values.
A0710074	<u>RTC_WRTGR</u>	16	<b>Enable transfers from core to RTC in queue</b>
A0710078	<u>RTC CON</u>	16	<b>Other RTC control registers</b> Note: LPRST and LPEN are tied to 0 internally when RTC_POWERKEY1 & RTC_POWERKEY2 do not match the correct values. After changing RTC_CON, write WRTGR = 1 to make it take effect.

A0710000    RTC_BBPU    Baseband Power Up    0000																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne	KEY_BBPU									CBUS Y	RELO AD	CLRP KY	AUTO	BBPU		PWREN
Type	WO									RO	WO	WO	RW	RW		RW
Reset	0	0	0	0	0	0	0	0		0	0	0	0	0		0

Bit (s)	Mnemonic	Name	Description
15:8	KEY_BBPU	KEY_BBPU	A bus write is acceptable only when KEY_BBPU=0x43.
6	CBUSY	CBUSY	The read/write channels between RTC/Core is busy. This bit indicates high after the software program sequence to anyone of RTC data registers and enables the transfer by RTC_WRTGR = 1. In addition, it is high after the reset from low to high due to RTC reload process.
5	RELOAD	RELOAD	<b>Reloads the values from RTC domain to core domain</b> Generally the RTC will reload and synchronize the data from RTC to core when being reset from 0 to 1. This bit can be treated as a debugging bit.
4	CLRPKY	CLRPKY	<b>Clears powerkey1 and powerkey2 at the same time</b> In some cases, the software may clear powerkey1 &

Bit (s)	Mnemonic	Name	Description
3	AUTO	AUTO	<p>powerkey2. BBWAKEUP depends on the matching specific patterns of powerkey1 and powerkey2. If any one of powerkey1 or powerkey2 or BBPU is cleared, BBWAKEUP will go low immediately. The software cannot program the other control bits without power. By programming RTC_BBPU with CLRPKY = 1 and BBPU = 0 condition, RTC can clear powerkey1, powerkey2 and BBPU at the same time.</p> <p><b>Controls if BBWAKEUP is automatically in the low state when SYSRST transitions from high to low.</b></p> <p>0: BBWAKEUP is not automatically in the low state when SYSRST# transitions are from high to low. 1: BBWAKEUP is automatically in the low state when SYSRST# transitions are from high to low. The function is only active when RTC_POWERKEY1 &amp; RTC_POWERKEY2 match the correct values.</p>
2	BBPU	BBPU	<p><b>Controls the power of PMU</b></p> <p>If powerkey1 = A357h and powerkey2 = 67D2h, PMU takes on the value programmed by software; otherwise PMU is low.</p> <p>0: Power down 1: Power on</p>
0	PWREN	PWREN	<p>0: RTC alarm has no action on power switch. 1: When an RTC alarm occurs, BBPU is set to 1 and the system is powered on by RTC alarm wakeup.</p>

A0710004      RTC_IRQ_STA      RTC IRQ Status      0000																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne													LPSTA		TCSTA	ALSTA
Type													RC		RC	RC
Reset													0		0	0

**Overview:** This register is read-cleared and is fixed to 0 when RTC\_POWERKEY1 and RTC\_POWERKEY2 unmatched the correct values.

Bit (s)	Mnemonic	Name	Description
3	LPSTA	LPSTA	<p><b>Indicates the IRQ status and whether or not the LPD is asserted</b></p> <p>(LPD function is either provided by XOSC32 or EOSC32<sup>6</sup>, depending on XOSC32_ENB)</p> <p>0: No IRQ occurred; the 32K clock is good. 1: IRQ occurred; the 32K clock stops. This can be masked by LP_EN or cleared by initializing LPD.</p>
1	TCSTA	TCSTA	<p><b>Indicates the IRQ status and whether or not the tick condition has been met.</b></p> <p>0: No IRQ occurred; the tick condition has not been met. 1: IRQ occurred; the tick condition has been met.</p>
0	ALSTA	ALSTA	<p><b>Indicates the IRQ status and whether or not the alarm condition has been met.</b></p>

Bit (s)	Mnemonic	Name	Description
			0: No IRQ occurred; the alarm condition has not been met. 1: IRQ occurred; the alarm condition has been met.

A0710008 <u>RTC_IRQ_EN</u> RTC IRQ Enable															0000			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Mne</b>														<b>LP_EN</b>	<b>ONESHOT</b>	<b>TC_EN</b>	<b>AL_EN</b>	
<b>Type</b>														RW	RW	RW	RW	
<b>Reset</b>														0	0	0	0	

**Overview:** This register is fixed to 0 when RTC\_POWERKEY1 and RTC\_POWERKEY2 unmatch the correct values.

Bit (s)	Mnemonic	Name	Description
3	<b>LP_EN</b>	<b>LP_EN</b>	<b>Enables the control bit for IRQ generation if low power detected (32k clock off).</b> 0: Disable IRQ generations 1: Enable LPD
2	<b>ONESHOT</b>	<b>ONESHOT</b>	<b>Controls automatic reset of AL_EN and TC_EN</b>
1	<b>TC_EN</b>	<b>TC_EN</b>	Enables the control bit for IRQ generation if the tick condition has been met. 0: Disable IRQ generations 1: Enable the tick time match interrupt. Clear the interrupt when ONESHOT is high upon generation of the corresponding IRQ.
0	<b>AL_EN</b>	<b>AL_EN</b>	<b>Enables the control bit for IRQ generation if the alarm condition has been met.</b> 0: Disable IRQ generations 1: Enable the alarm time match interrupt. Clear the interrupt when ONESHOT is high upon generation of the corresponding IRQ.

A071000C <u>RTC_CII_EN</u> Counter Increment IRQ Enable															0000			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Mne</b>							<b>1/8SECCII</b>	<b>1/4SECCII</b>	<b>1/2SECCII</b>	<b>YEACII</b>	<b>MTHCII</b>	<b>DOWCII</b>	<b>DOMCII</b>	<b>HOUICI</b>	<b>MINCII</b>	<b>SECCII</b>		
<b>Type</b>							RW	RW	RW	RW	RW	RW	RW	RW	RW	RW		
<b>Reset</b>							0	0	0	0	0	0	0	0	0	0		

**Overview:** This register activates or de-activates the IRQ generation when the TC counter reaches its maximum value.

Bit (s)	Mnemonic	Name	Description
9	<b>1/8SECCII</b>	<b>SECCII_1_8</b>	Set the bit to 1 to activate the IRQ at each 1/8 of a second update
8	<b>1/4SECCII</b>	<b>SECCII_1_4</b>	Set the bit to 1 to activate the IRQ at each 1/4 of a second update
7	<b>1/2SECCII</b>	<b>SECCII_1_2</b>	Set the bit to 1 to activate the IRQ at each 1/2 of a second

Bit (s)	Mnemonic	Name	Description
			update
6	YEACII	YEACII	Set the bit to 1 to activate the IRQ at each year update
5	MTHCII	MTHCII	Set the bit to 1 to activate the IRQ at each month update
4	DOWCII	DOWCII	Set the bit to 1 to activate the IRQ at each day-of-week update
3	DOMCII	DOMCII	Set the bit to 1 to activate the IRQ at each day-of-month update
2	HOUCII	HOUCII	Set the bit to 1 to activate the IRQ at each hour update
1	MINCII	MINCII	Set the bit to 1 to activate the IRQ at each minute update
0	SECCII	SECCII	Set this bit to 1 to activate the IRQ at each second update

A0710010 RTC\_AL\_MAS RTC Alarm Mask K 0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne										YEA_MSK	MTH_MSK	DOW_MSK	DOM_MSK	HOU_MSK	MIN_MSK	SEC_MSK
Type										RW						
Reset										0	0	0	0	0	0	0

**Overview:** The alarm condition for alarm IRQ generation depends on whether or not the corresponding bit in this register is masked. Note that if all bits 1 in RTC\_AL\_MASK are set (i.e. RTC\_AL\_MASK = 0x7f) and PWREN = 1 in RTC\_BBPU, it means the alarm will come every second, not disabled.

Bit (s)	Mnemonic	Name	Description
6	YEA_MSK	YEA_MSK	0: Condition (RTC_TC_YEA = RTC_AL_YEA) is checked to generate the alarm signal. 1: Condition (RTC_TC_YEA = RTC_AL_YEA) is masked, i.e. the value of RTC_TC_YEA does not affect the alarm IRQ generation.
5	MTH_MSK	MTH_MSK	0: Condition (RTC_TC_MTH = RTC_AL_MTH) is checked to generate the alarm signal. 1: Condition (RTC_TC_MTH = RTC_AL_MTH) is masked, i.e. the value of RTC_TC_MTH does not affect the alarm IRQ generation.
4	DOW_MSK	DOW_MSK	0: Condition (RTC_TC_DOW = RTC_AL_DOW) is checked to generate the alarm signal. 1: Condition (RTC_TC_DOW = RTC_AL_DOW) is masked, i.e. the value of RTC_TC_DOW does not affect the alarm IRQ generation.
3	DOM_MSK	DOM_MSK	0: Condition (RTC_TC_DOM = RTC_AL_DOM) is checked to generate the alarm signal. 1: Condition (RTC_TC_DOM = RTC_AL_DOM) is masked, i.e. the value of RTC_TC_DOM does not affect the alarm IRQ generation.
2	HOU_MSK	HOU_MSK	0: Condition (RTC_TC_HOU = RTC_AL_HOU) is checked to generate the alarm signal. 1: Condition (RTC_TC_HOU = RTC_AL_HOU) is masked, i.e. the value of RTC_TC_HOU does not affect the alarm IRQ generation.
1	MIN_MSK	MIN_MSK	0: Condition (RTC_TC_MIN = RTC_AL_MIN) is checked to generate the alarm signal. 1: Condition (RTC_TC_MIN = RTC_AL_MIN) is masked, i.e.

Bit (s)	Mnemonic	Name	Description
0	SEC_MSK	SEC_MSK	the value of RTC_TC_SEC does not affect the alarm IRQ generation. 0: Condition (RTC_TC_SEC = RTC_AL_SEC) is checked to generate the alarm signal. 1: Condition (RTC_TC_SEC = RTC_AL_SEC) is masked, i.e. the value of RTC_TC_SEC does not affect the alarm IRQ generation.

 A0710014    RTC\_TC\_SEC    RTC Seconds Time Counter Register    0000 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne															TC_SECOND	
Type															RW	
Reset													0	0	0	0

Bit (s)	Mnemonic	Name	Description
5:0	TC_SECOND	TC_SECOND	Second initial value for the time counter Range: 0 ~ 59

 A0710018    RTC\_TC\_MIN    RTC Minutes Time Counter Register    0000 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne															TC_MINUTE	
Type															RW	
Reset													0	0	0	0

Bit (s)	Mnemonic	Name	Description
5:0	TC_MINUTE	TC_MINUTE	Minute initial value for the time counter Range: 0 ~ 59

 A071001C    RTC\_TC\_HOU    RTC Hours Time Counter Register    0000 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne															TC_HOUR	
Type															RW	
Reset													0	0	0	0

Bit (s)	Mnemonic	Name	Description
4:0	TC_HOUR	TC_HOUR	Hour initial value for the time counter Range: 0 ~ 23

 A0710020    RTC\_TC\_DOM    RTC Day-of-month Time Counter Register    0000 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

Mne															TC_DOM
Type															RW
Reset															0 0 0 0 0

Bit (s)	Mnemonic	Name	Description
4:0	TC_DOM	TC_DOM	<b>Day-of-month initial value for the time counter</b> The day-of-month maximum value depends on the leap year condition, i.e. 2 LSB of year time counter are zeros.

A0710024	<u>RTC_TC_DO</u> <u>W</u>	RTC Day-of-week Time Counter Register	0000													
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne															TC_DOW	
Type															RW	
Reset															0 0 0	

Bit (s)	Mnemonic	Name	Description
2:0	TC_DOW	TC_DOW	<b>Day-of-week initial value for the time counter</b> Range: 1 ~ 7

A0710028	<u>RTC_TC_MTH</u>	RTC Month Time Counter Register	0000													
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne															TC_MONTH	
Type															RW	
Reset															0 0 0 0	

Bit (s)	Mnemonic	Name	Description
3:0	TC_MONTH	TC_MONTH	<b>Month initial value for the time counter</b> Range: 1 ~ 12

A071002C	<u>RTC_TC_YEA</u>	RTC Year Time Counter Register	0000													
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne															TC_YEAR	
Type															RW	
Reset															0 0 0 0 0 0 0 0	

Bit (s)	Mnemonic	Name	Description
6:0	TC_YEAR	TC_YEAR	<b>Year initial value for the time counter</b> Range: 0 ~ 127 (2000-2127). The software can bias the year as multiples of 4 for the internal leap-year formula. Here are 3 examples: 2000 ~ 2127, 1972 ~ 2099 and 1904 ~ 2031. To simplify the process, the RTC hardware treats all 4-multiple as leap years. If the range you

Bit (s)	Mnemonic	Name	Description
			define includes non-leap 4-multiple year (e.g. 2100), please adjust it to the correct date by yourselves. (e.g. change Feb. 29th, 2100 to Mar. 1st, 2100).
			It is suggested to bias the range to be bigger than 1900 and smaller than 2100 to evade the manual adjustment, i.e. the bias values are suggested to be in the range of [-28,-96], that are (1972~ 2099) ~ (1904~ 2031). The formal leap formula: If year modulo 400 is 0 then leap Else if year modulo 100 is 0 then no_leap Else if year modulo 4 is 0 then leap Else no_leap

 A0710030 RTC\_AL\_SEC RTC Second Alarm Setting Register 0000 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne																AL_SECOND
Type																RW
Reset												0	0	0	0	0

Bit (s)	Mnemonic	Name	Description
5:0	AL_SECOND	AL_SECOND	Second value of the alarm counter setting Range: 0 ~ 59

 A0710034 RTC\_AL\_MIN RTC Minute Alarm Setting Register 0000 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne																AL_MINUTE
Type																RW
Reset												0	0	0	0	0

Bit (s)	Mnemonic	Name	Description
5:0	AL_MINUTE	AL_MINUTE	Minute value of the alarm counter setting Range: 0 ~ 59

 A0710038 RTC\_AL\_HOU RTC Hour Alarm Setting Register 0000 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne																AL_HOUR
Type																RW
Reset	0	0	0	0	0	0	0	0				0	0	0	0	0

Bit (s)	Mnemonic	Name	Description
15:8	NEW_SPARE	NEW_SPARE	New spare-register 0
0	0	0	
4:0	AL_HOUR	AL_HOUR	Hour value of the alarm counter setting

Bit (s)	Mnemonic	Name	Description
Range: 0 ~ 23			

 A071003C RTC\_AL\_DOM RTC Day-of-month Alarm Setting Register 0000 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne	NEW_SPARE1														AL_DOM	
Type	RW														RW	
Reset	0	0	0	0	0	0	0	0					0	0	0	0

Bit (s)	Mnemonic	Name	Description
15:8	NEW_SPARE	NEW_SPARE	New spare-register 1
	1	1	
4:0	AL_DOM	AL_DOM	Day-of-month value of the alarm counter setting The day-of-month maximum value depends on the leap year condition, i.e. 2 LSB of year time counter are zeros.

 A0710040 RTC\_AL\_DO\_W RTC Day-of-week Alarm Setting Register 0000 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne	NEW_SPARE2														AL_DOW	
Type	RW														RW	
Reset	0	0	0	0	0	0	0	0						0	0	0

Bit (s)	Mnemonic	Name	Description
15:8	NEW_SPARE	NEW_SPARE	New spare-register 2
	2	2	
2:0	AL_DOW	AL_DOW	Day-of-week value of the alarm counter setting Range: 1 ~ 7

 A0710044 RTC\_AL\_MTH RTC Month Alarm Setting Register 0000 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne	NEW_SPARE3														AL_MONTH	
Type	RW														RW	
Reset	0	0	0	0	0	0	0	0						0	0	0

Bit (s)	Mnemonic	Name	Description
15:8	NEW_SPARE	NEW_SPARE	New spare-register 3.
	3	3	
3:0	AL_MONTH	AL_MONTH	Month value of the alarm counter setting. Range: 1 ~ 12

 A0710048 RTC\_AL\_YEA RTC Year Alarm Setting Register 0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne	NEW_SPARE4								AL_YEAR							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit (s)	Mnemonic	Name	Description
15:8	NEW_SPARE4	NEW_SPARE	New spare-register 4
4		4	
6:0	AL_YEAR	AL_YEAR	Year value of the alarm counter setting Range: 0 ~ 127 (2000-2127)

A071004C <u>RTC_OSC32C</u> OSC32 Control    0000																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne	EOSC32_RSV								EMBCK_SEL_MODE	XOSC32_ENB	XOSCCALI					
Type	RW								RW	RO	RW					
Reset	-	0	0	0	0	1	0	0	0	0	-	0	1	1	1	1

**Overview:** The function is only active when RTC\_POWERKEY1 & RTC\_POWERKEY2 match the correct values.

Bit (s)	Mnemonic	Name	Description
15:9	OSC32_RSV	OSC32_RSV	OSC32 reserved bits Keep it at 0x2.
8:6	EMB_MODE	EMBCK_SEL	Mode setting for crystal removal case
5	XOSC32_ENB	XOSC32_ENB	Reads pin XOSC32_ENB configuration to know the 32k crystal usage. 0: Use 32k crystal 1: Does not use 32k crystal.
4:0	XOSCCALI	XOSCCALI	Controls XOSC32/EOSC32 calibration If XOSC32_ENB(RTC_OSC32CON[5]) = 0, XOSCCALI controls the bias current for 32k xtal in XOSC32. When powerkeys do not match, the default value is 0x7. If XOSC32_ENB(RTC_OSC32CON[5]) = 1, XOSCCALI is the trimming value for EOSC32. SW needs to find the best trimming value for EOSC32 when the 1 <sup>st</sup> power-on by frequency meter. When powerkeys do not match, the default value is 0xf.

OSC32CON is not protected by RTC\_PROT because RTC\_PROT needs 32.768kHz clock to unlock. Similarly, to modify RTC\_OSC32CON, writing RTC\_WRTGR is not needed, neither. To protect the OSC32 control bits, follow the *update sequence* to update RTC\_OSC32CON. After the updating sequence is completed, reload to acquire the internal RTC\_OSC32CON. This register needs to be initialized **before** writing powerkeys match.

#### Update sequence:

Step 1: Write RTC\_OSC32CON = 0x1a57 and wait until CBUSY=0

Step 2: Write RTC\_OSC32CON = 0x2b68 and wait until CBUSY=0

Step 3: Write the real value you would like to write RTC\_OSC32CON and wait until CBUSY=0  
 Step 4: Return to step 1 if you need to modify RTC\_OSC32CON again.

*Note: RTC\_OSC32CON should be set before writing POWERKEY1 and POWERKEY2 to the correct value.*

<b>A0710050      RTC_POWERKEY1      RTC_POWERKEY1 Register      0000</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Mne</b>	<b>RTC_POWERKEY1</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<b>Bit (s)</b>	<b>Mnemonic</b>	<b>Name</b>	<b>Description</b>
15:0	RTC_POWERKEY1	RTC_POWERKEY1	

<b>A0710054      RTC_POWERKEY2      RTC_POWERKEY2 Register      0000</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Mne</b>	<b>RTC_POWERKEY2</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<b>Bit (s)</b>	<b>Mnemonic</b>	<b>Name</b>	<b>Description</b>
15:0	RTC_POWERKEY2	RTC_POWERKEY2	

These register sets are used to determine if the real-time clock has been programmed by the software, i.e. the time value in real time clock is correct. When the real-time clock is first powered on, the register contents are all undefined, and therefore the time values shown are incorrect. The software needs to know if the real-time clock has been programmed. Hence, the two registers are defined to solve this power-on issue. After the software programs the correct value, the two register sets will not need to be updated. In addition to programming the correct time value, when the contents of the register sets are wrong, the interrupt will not be generated. Therefore, the real-time clock will not generate the interrupts before the software programs the registers, and unwanted interrupt due to wrong time value will not occur. The correct values of these two register sets are:

RTC\_POWERKEY1      A357h  
 RTC\_POWERKEY2      67D2h

<b>A0710058      RTC_PDN1      PDN1      0000</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Mne</b>	<b>RTC_PDN1</b>															

Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit (s)	Mnemonic	Name	Description
15:0	RTC_PDN1	RTC_PDN1	Spare registers for software to keep the power-on and power-off state information

## A071005C RTC\_PDN2 PDN2 0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne	RTC_PDN2															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit (s)	Mnemonic	Name	Description
15:0	RTC_PDN2	RTC_PDN2	Spare registers for software to keep power-on and power-off state information

## A0710060 RTC\_SPAR0 Spare Register For Specific Purpose 0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne	RTC_SPAR0															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit (s)	Mnemonic	Name	Description
15:0	RTC_SPAR0	RTC_SPAR0	Reserved for specific purposes

## A0710064 RTC\_SPAR1 Spare Register For Specific Purpose 0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne	RTC_SPAR1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit (s)	Mnemonic	Name	Description
15:0	RTC_SPAR1	RTC_SPAR1	Reserved for specific purposes

## A0710068 RTC\_PROT Lock/Unlock Scheme to Prevent RTC Miswriting 0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne	RTC_PROT															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit (s)	Mnemonic	Name	Description
15:0	RTC_PROT	RTC_PROT	<p><b>Protects RTC write interface by RTC_PROT</b></p> <p>Whether the RTC writing interface is enabled or not is decided by RTC_PROT contents. When RTC_POWERKEY1 &amp; RTC_POWERKEY2 are not equal to the correct values, the RTC writing interface will always be enabled. However, when they match, the user has to perform the unlock flow to enable the writing interface.</p> <p><b>Unlock flow:</b></p> <ul style="list-style-type: none"> <li>Step1: *RTC_PROT=0x586a;</li> <li>Step2: *RTC_WRTGR=1;</li> <li>Step3: while(*RTC_BBPU &amp; 0x40) {}; // Timeout period: 120usec</li> <li>Step4: *RTC_PROT=0x9136;</li> <li>Step5: *RTC_WRTGR=1;</li> <li>Step6: while(*RTC_BBPU &amp; 0x40) {}; // Timeout period: 120usec</li> </ul> <p><i>Note: Always keep RTC in the unlock state in the power-on mode. Once the normal RTC content writing is completed, DO NOT modify the RTC_PROT content to lock RTC. The RTC_PROT contents will be cleared automatically when being powered off immediately.</i></p>

A071006C <u>RTC_DIFF</u> One-time Calibration Offset    0000																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne	RESE RVED	RESE RVED														RTC_DIFF
Type	RW	RO														RW
Reset	-	-			0	0	0	0	0	0	0	0	0	0	0	0

**Overview:** This register is fixed to 0 when RTC\_POWERKEY1 and RTC\_POWERKEY2 unmatch the correct values.

Bit (s)	Mnemonic	Name	Description
11:0	RTC_DIFF	RTC_DIFF	<p><b>Adjusts internal counter of RTC</b></p> <p>It takes effect once and returns to 0 when done. In some cases, RTC is faster or slower than the standard. To change RTC_TC_SEC being coarse may cause alarm problem. RTC_DIFF provides a finer time unit. An internal 15-bit counter accumulates in each 32,768Hz clock. Entering a non-0 value to RTC_DIFF will cause the internal RTC counter to increase or decrease RTC_DIFF when RTC_DIFF changes to 0 again. RTC_DIFF represents 2's complement. For example, if you fill in 0xffff into RTC_DIFF, the internal counter will decrease by 1 when RTC_DIFF returns to 0. In other words, you can only use RTC_DIFF continuously if RTC_DIFF is equal to 0 now.</p> <p><i>Note: RTC_DIFF ranges from 0x800 (-2048) to 0x7fd (2045). 0x7ff &amp; 0x7fe are forbidden.</i></p>

A0710070    RTC\_CALI    Repeat Calibration Offset    0000 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne	RESE RVED	RESE RVED	RTC_CALI													
Type	RO	RW	RW													
Reset	0	-	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview:** This register is fixed to 0 when RTC\_POWERKEY1 & RTC\_POWERKEY2 unmatch the correct values.

Bit (s)	Mnemonic	Name	Description
13:0	RTC_CALI	RTC_CALI	<p>Provides a repeated calibration scheme</p> <p>RTC_CALI provides 7-bit calibration capability in 8-second duration, i.e. 5-bit calibration capability in each second.</p> <p>RTC_CALI represents 2's complement form for the user to adjust RTC increase or decrease</p> <p>Due to RTC_CALI is revealed in 8 seconds, the resolution is less than a 1/32768 clock.</p> <p>Avg. resolution: 1/32768/8 = 3.81us</p> <p>Avg. adjust range: -0.244~0.240ms/sec in 2's complement: -0x2000 ~ 0x1fff (-8192 ~ 8191)</p>

 A0710074    RTC\_WRTGR    Enable Transfers From Core to RTC in Queue    0000 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne																WRTGR
Type																WO
Reset																0

Bit (s)	Mnemonic	Name	Description
0	WRTGR	WRTGR	<p>Enables the transfers from core to RTC</p> <p>After you modify all the RTC registers and would like to change it, write 1 to RTC_WRTGR to trigger the transfer. The prior writing operation is queued in the core power domain. The pending data will not be transferred to the RTC domain until WRTGR = 1.</p> <p>After WRTGR=1, the pending data will be transferred to the RTC domain sequentially in order of register addresses, from low to high. For example: RTC_BBPU -&gt; RTC_IRQ_EN -&gt; RTC_CII_EN -&gt; RTC_AL_MASK -&gt; RTC_TC_SEC -&gt; etc. CBUSY in RTC_BBPU is equal to 1 in the writing process. Observe CBUSY to determine when the transmission is completed.</p>

 A0710078    RTC\_CON    Other RTC Control Register    0000 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne	LPST A_RA W	RESE RVED	RESE RVED	POW EROF	RESE RVED	LPRS T	LPEN	VBAT LPS TA_R AW								

Type	W1 C	RW													
Reset															

Bit (s)	Mnemonic	Name	Description
15	LPSTA_RAW	LPSTA_RAW	<b>Raw status of LP_STA</b> Re-initialize LPD to clear this bit. <i>Note: This bit is always high before LPD initialization sequence after the first power-on.</i>
3	LPRST	LPRST	<b>Resets LPDETB</b> Only takes effect when LPEN = 1.
2:1	LPEN	LPEN	<b>Enables LPDETB</b> LP initialization sequence: 1. Write LPEN = 1, LPRST = 0. Write RTC_WRTGR = 1. wait cbusy down. 2. Write LPEN = 1, LPRST = 1. Write RTC_WRTGR = 1. wait cbusy down. 3. Write LPEN = 1, LPRST = 0. Write RTC_WRTGR = 1. wait cbusy down.
0	VBAT_LPSTA_RAW	VBAT_LPSTA_RAW	<b>Indicates the battery has been in LP state</b> Software needs to clear this bit for the next time use 0: VBAT has not been in LP state. 1: VBAT has been in LP state. <i>Note: VBAT LP state = VBAT &lt; 2.5V</i>

When Vcore always exists, the software can trust the registers and wait for the LP interrupt from RTC if the 32.768 kHz clock stopped or has been stopped.

However, nothing can be trusted after the battery is off (Vrtc may drop). In every boot time, the software checks if LPSTA\_RAW = 1. (LP\_STA = LPSTA\_RAW & LP\_IRQ\_EN) If true, the RTC contents will no longer be trusted just like powerkeys do not match. You have to initialize the RTC contents in this case.

### 3.13 Auxiliary ADC Unit

The auxiliary ADC unit is used to monitor the status of the battery and charger, to identify the plugged peripheral, and to perform temperature measurement.




Figure 38. AUXADC architecture

Each channel operates in one of the two modes: immediate mode or timer-triggered mode. The mode of each channel can be individually selected through register AUXADC\_CON0. For example, if the flag SYNO in register AUXADC\_CON0 is set, channel 0 will be set in the timer-triggered mode. Otherwise, the channel will operate in the immediate mode.

In the immediate mode, the A/D converter samples the value once only when the flag in the AUXADC\_CON1 register is set. For example, if the flag IMM0 in AUXADC\_CON1 is set, the A/D converter will sample the data for channel 0. The IMM flags must be cleared and set again to initialize another sampling.

The value sampled for channel 0 is stored in register AUXADC\_DAT0, and the value for channel 1 is stored in register AUXADC\_DAT1, and so on.

If the AUTOSET flag in register AUXADC\_CON3 is set, the auto-sample function will be enabled. The A/D converter samples the data for the channel in which the corresponding data register is read. For example, in the case where the SYN1 flag is not set, the AUTOSET flag is set. When the data register AUXADC\_DAT0 is read, the A/D converter will sample the next value for channel 1 immediately.

If multiple channels are selected at the same time, the task will be performed sequentially on every selected channel. For example, if AUXADC\_CON1 is set to 0x3f, i.e. 6 channels are selected, the state machine in the unit will start sampling from channel 6 to channel 0 and save the values of each input channel in respective registers. The same process also applies to the timer-triggered mode.

In the timer-triggered mode, the A/D converter samples the value for the channels in which the corresponding SYN flags are set when the TDMA timer counts to the value specified in register TDMA\_AUXEV1 placed in the TDMA timer. For example, if AUXADC\_CON0 is set to 0x3f, the 6 channels will be selected to be in the timer-triggered mode. The state machine will sample the 6

channels sequentially and save the values in registers from AUXADC\_DAT0 to AUXADC\_DAT5, as it does in the immediate mode.

AUTOCLR $n$  in register AUXADC\_CON3 is set when it is intended to sample only once after setting up the timer-triggered mode. If the AUTOCLR1 flag is set, after the data for the channels in the timer-triggered mode are stored, the SYN $n$  flags in register AUXADC\_CON0 will be cleared.

The uses of the immediate mode and timer-triggered mode are mutually exclusive in terms of individual channels.

There are only two external pins (channel 4 ~ 5) for voltage detection. Other channels (0 ~ 3) are for battery voltage, battery current, charger and battery temperature respectively. Channel 9 is used for audio.

### Touch panel




Figure 39. Touch panel circuit structure

Besides the normal sampling of external input voltage, the AUXADC includes the sampling of the touch panel function. For specified axis, the software should program AUX\_TS\_CMD first then trigger the sample of touch panel in register AUX\_TS\_CON. The touch panel sampling waveform is shown as the following. After the software polls the status bit in register AUXADC\_CON3 to know that the touch panel sample is finished, the software can read back the specified axis value from register AUX\_TS\_DAT0.




Figure 40. Touch panel sampling waveform

S: Start bit

A2 ~ A0: Addressing bits

Mode: 10-bit or 8-bit

SE/DF: Single end or differential mode

PD1 ~ 0: Power down command

These values are defined in register AUX\_TS\_CMD. The table below shows the relationship between AUX\_TS\_CMD and touch panel control signals.

Table 49. Relationship between commands and touch panel control signals

A2	A1	A0	SE/DF	CHN_SEL	ADC In	X switches	Y switches	+REF	-REF
0	0	1	0	C	X+	OFF	ON	Y+	Y-
0	1	0	0	F	X-	OFF	ON	Y+	Y-
0	1	1	0	C	X+	X+ OFF X- ON	Y+ ON Y- OFF	Y+	X-
1	0	0	0	E	Y-	X+ OFF X- ON	Y+ ON Y- OFF	Y+	X-
1	0	1	0	D	Y+	ON	OFF	X+	X-
1	1	0	0	E	Y-	ON	OFF	X+	X-

Table 50. AUXADC channel description

AuxADC Channel ID	Description
Channel 0	VBAT
Channel 1	ISENSE
Channel 2	CHRIN
Channel 3	BATON (BATtemp)
Channel 4	AUXIN4 (external)
Channel 5	ACCDET (external)
Channel 9	ClassAB
Channel 12	XP / External
Channel 13	YP / External

AuxADC Channel ID	Description
Channel 14	YM / External
Channel 15	XM / External

### 3.13.1 Register Definition

Module name: AUXADC Base address: (+A0790000h)

Address	Name	Width	Register Function
A0790000	<u>AUXADC_CON0</u>	16	<b>AuxiliaryADC Control Register 0</b> These bits define whether the corresponding channel is sampled or not in the timer-triggered mode. It is associated with the timing offset register TDMA_AUXEV1. It supports multiple flags. The flags can be automatically cleared after those channels are sampled if AUTOCLR1 in register AUXADC_CON3 is set.
A0790004	<u>AUXADC_CON1</u>	16	<b>AuxiliaryADC Control Register 1</b> These bits are set individually to sample the data for the corresponding channel. It supports multiple flags.
A079000C	<u>AUXADC_CON3</u>	16	<b>AuxiliaryADC Control Register 3</b>
A0790010	<u>AUXADC_DAT0</u>	16	<b>AuxiliaryADC Channel 0 Register (VBAT)</b>
A0790014	<u>AUXADC_DAT1</u>	16	<b>AuxiliaryADC Channel 1 Register (ISENSE)</b>
A0790018	<u>AUXADC_DAT2</u>	16	<b>AuxiliaryADC Channel 2 Register (CHRIN)</b>
A079001C	<u>AUXADC_DAT3</u>	16	<b>AuxiliaryADC Channel 3 Register (VBATTMP)</b>
A0790020	<u>AUXADC_DAT4</u>	16	<b>AuxiliaryADC Channel 4 Register (External)</b>
A0790024	<u>AUXADC_DAT5</u>	16	<b>AuxiliaryADC Channel 5 Register (External/ACCDET)</b>
A0790034	<u>AUXADC_DAT9</u>	16	<b>AuxiliaryADC Channel 9 Register (ClassAB)</b>
A0790040	<u>AUXADC_DAT12</u>	16	<b>AuxiliaryADC Channel 12 Register (External)</b>
A0790044	<u>AUXADC_DAT13</u>	16	<b>AuxiliaryADC Channel 13 Register (External)</b>
A0790048	<u>AUXADC_DAT14</u>	16	<b>AuxiliaryADC Channel 14 Register (External)</b>
A079004C	<u>AUXADC_DAT15</u>	16	<b>AuxiliaryADC Channel 15 Register (External)</b>
A0790054	<u>AUX_TS_CMD0</u>	16	<b>Touch Screen Sample Command 0</b>
A0790058	<u>AUX_TS_CON</u>	16	<b>Touch Screen Control</b>
A079005C	<u>AUX_TS_DAT0</u>	16	<b>Touch Screen Sample DATA 0</b>
A0790070	<u>AUXADC_DAT_ZCV</u>	16	<b>AuxiliaryADC ZCV Sample DATA</b>
A07900D0	<u>AUXADC_CON4</u>	16	<b>AuxiliaryADC Control Register 4</b>
A07900D4	<u>AUX_TS_CMD1</u>	16	<b>Touch Screen Sample Command 1</b>
A07900D8	<u>AUX_TS_DAT1</u>	16	<b>Touch Screen Sample DATA 1</b>

#### A0790000 AUXADC\_CON0 AuxiliaryADC Control Register 0 0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SYN15	SYN14	SYN13	SYN12			SYN9				SYN5	SYN4	SYN3	SYN2	SYN1	SYN0
Type	R/W	R/W	R/W	R/W			R/W				R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0			0				0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description

15	<b>SYN15</b>	SYN15	<b>Channel 15 sync mode</b> 0: The channel is not selected. 1: The channel is selected.
14	<b>SYN14</b>	SYN14	<b>Channel 14 sync mode</b> 0: The channel is not selected. 1: The channel is selected.
13	<b>SYN13</b>	SYN13	<b>Channel 13 sync mode</b> 0: The channel is not selected. 1: The channel is selected.
12	<b>SYN12</b>	SYN12	<b>Channel 12 sync mode</b> 0: The channel is not selected. 1: The channel is selected.
9	<b>SYN9</b>	SYN9	<b>Channel 9 sync mode</b> 0: The channel is not selected. 1: The channel is selected.
5	<b>SYN5</b>	SYN5	<b>Channel 5 sync mode</b> 0: The channel is not selected. 1: The channel is selected.
4	<b>SYN4</b>	SYN4	<b>Channel 4 sync mode</b> 0: The channel is not selected. 1: The channel is selected.
3	<b>SYN3</b>	SYN3	<b>Channel 3 sync mode</b> 0: The channel is not selected. 1: The channel is selected.
2	<b>SYN2</b>	SYN2	<b>Channel 2 sync mode</b> 0: The channel is not selected. 1: The channel is selected.
1	<b>SYN1</b>	SYN1	<b>Channel 1 sync mode</b> 0: The channel is not selected. 1: The channel is selected.
0	<b>SYN0</b>	SYN0	<b>Channel 0 sync mode</b> 0: The channel is not selected. 1: The channel is selected.

## A0790004 AUXADC CON1 AuxiliaryADC Control Register 1

0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	IMM15	IMM14	IMM13	IMM12			IMM9				IMM5	IMM4	IMM3	IMM2	IMM1	IMM0
Type	R/W	R/W	R/W	R/W			R/W				R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0			0				0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15	<b>IMM15</b>	IMM15	<b>Channel 15 immediate mode</b> 0: The channel is not selected. 1: The channel is selected.
14	<b>IMM14</b>	IMM14	<b>Channel 14 immediate mode</b> 0: The channel is not selected. 1: The channel is selected.
13	<b>IMM13</b>	IMM13	<b>Channel 13 immediate mode</b> 0: The channel is not selected. 1: The channel is selected.
12	<b>IMM12</b>	IMM12	<b>Channel 12 immediate mode</b> 0: The channel is not selected. 1: The channel is selected.
9	<b>IMM9</b>	IMM9	<b>Channel 9 immediate mode</b> 0: The channel is not selected. 1: The channel is selected.

5	<b>IMM5</b>	IMM5	<b>Channel 5 immediate mode</b> 0: The channel is not selected. 1: The channel is selected.
4	<b>IMM4</b>	IMM4	<b>Channel 4 immediate mode</b> 0: The channel is not selected. 1: The channel is selected.
3	<b>IMM3</b>	IMM3	<b>Channel 3 immediate mode</b> 0: The channel is not selected. 1: The channel is selected.
2	<b>IMM2</b>	IMM2	<b>Channel 2 immediate mode</b> 0: The channel is not selected. 1: The channel is selected.
1	<b>IMM1</b>	IMM1	<b>Channel 1 immediate mode</b> 0: The channel is not selected. 1: The channel is selected.
0	<b>IMM0</b>	IMM0	<b>Channel 0 immediate mode</b> 0: The channel is not selected. 1: The channel is selected.

 A079000C AUXADC\_CON3 AuxiliaryADC Control Register 3 

0010

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AUTO_SET			RSV		AUTO_CLR1		SOFT_RST			BYPASS_SLP_ZCV_TRIGGER_ER				AUXADC_STA	
Type	R/W			R/W		R/W		R/W			R/W				RO	
Reset	0			0		0		0			1				0	

Bit(s)	Mnemonic	Name	Description
15	<b>AUTOSET</b>	AUTOSET	Defines the auto-sample mode of the module. In auto-sample mode, each channel with its sample register being read can start sampling immediately without configuring the control register AUXADC_CON1 again.
11	<b>RSV</b>	RSV	Please keep 1'b0
9	<b>AUTOCLR1</b>	AUTOCLR1	Defines the auto-clear mode of the module for event 1. In the auto-clear mode, each timer-triggered channel acquires samples of specified channels once the SYNn bit in register AUXADC_CON0 is set. The SYNn bits are automatically cleared and the channel is not enabled again by the timer event except when the SYNn flags are set again. 0: The automatic clear mode is not enabled. 1: The automatic clear mode is enabled.
7	<b>SOFT_RST</b>	SOFT_RST	<b>Software reset AUXADC state machine</b> 0: Normal function 1: Reset AUXADC state machine
4	<b>BYPASS_SLP_ZCV_TRIGGER_ER</b>	BYPASS_SLP_ZCV_TRIGGER_ER	<b>Bypass zcv triggering after sleep mode setting</b> 0: trigger zcv measuring after sleep mode 1: bypass zcv measuring trigger after sleep mode
0	<b>AUXADC_STA</b>	AUXADC_STA	<b>Defines the state of the module</b> 0: This module is idle. 1: This module is busy.

 A0790010 AUXADC\_DAT0 AuxiliaryADC Channel 0 Register (VBAT) 

0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															DAT0	
Type															RO	

Reset	0	0	0	0	0	0	0	0	0	0	0	0
-------	---	---	---	---	---	---	---	---	---	---	---	---

Bit(s)	Mnemonic	Name	Description
9:0	DAT0	DAT0	Sampled data for channel0

 A0790014 AUXADC\_DAT1 AuxiliaryADC Channel 1 Register (ISENSE) 0000 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																DAT1
Type																RO
Reset							0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
9:0	DAT1	DAT1	Sampled data for channel1

 A0790018 AUXADC\_DAT2 AuxiliaryADC Channel 2 Register (CHRIN) 0000 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																DAT2
Type																RO
Reset							0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
9:0	DAT2	DAT2	Sampled data for channel2

 A079001C AUXADC\_DAT3 AuxiliaryADC Channel 3 Register (VBATTMP) 0000 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																DAT3
Type																RO
Reset							0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
9:0	DAT3	DAT3	Sampled data for channel3

 A0790020 AUXADC\_DAT4 AuxiliaryADC Channel 4 Register (External) 0000 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																DAT4
Type																RO
Reset							0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
9:0	DAT4	DAT4	Sampled data for channel4

 A0790024 AUXADC\_DAT5 AuxiliaryADC Channel 5 Register (External/ACCDET) 0000 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																DAT5
Type																RO
Reset							0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
9:0	DAT5	DAT5	Sampled data for channel5

 A0790034 AUXADC\_DAT9 AuxiliaryADC Channel 9 Register (ClassAB) 0000 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																DAT9
Type																RO
Reset							0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
9:0	DAT9	DAT9	Sampled data for channel9

 A0790040 AUXADC\_DAT1 AuxiliaryADC Channel 12 Register (External) 0000  
 2 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																DAT12
Type																RO
Reset							0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
9:0	DAT12	DAT12	Sampled data for channel12

 A0790044 AUXADC\_DAT1 AuxiliaryADC Channel 13 Register (External) 0000  
 3 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																DAT13
Type																RO
Reset							0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
9:0	DAT13	DAT13	Sampled data for channel13

 A0790048 AUXADC\_DAT1 AuxiliaryADC Channel 14 Register (External) 0000  
 4 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																DAT14
Type																RO
Reset							0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
9:0	DAT14	DAT14	Sampled data for channel14

 A079004C AUXADC\_DAT1 AuxiliaryADC Channel 15 Register (External) 0000  
 5

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DAT15															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
9:0	DAT15	DAT15	Sampled data for channel15

**A0790054 AUX\_TS\_CMD0 Touch Screen Sample Command 0 0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TS_SPL	TS_MAGIC_KEY								ADDRESS			MODE	SEDF	PD	
Type	R/W	WO								R/W			R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15	TS_SPL	TS_SPL	<b>Touch screen sample trigger</b>  For the touch screen status, please refer to PMU datasheet : "AUX_CON6" register bit 14 "ts_status" 0: No action 1: When software writes 1'b1, AUXADC will trigger the touch screen process. After the sampling process of touch screen is finished, this bit will be disasserted.
14:7	TS_MAGIC_K	TS_MAGIC_KEY_EY	<b>The TS commands in AUX_TS_CMD0 can only take effect when the TS_MAGIC_KEY matches the correct value.</b>  TS_MAGIC_KEY=0xaa .
6:4	ADDRESS	ADDRESS	<b>Defines which x or y or z data will be sampled</b> 001: Y position 011: Z1 position 100: Z2 position 101: X position Others: Reserved
3	MODE	MODE	<b>Selects sample resolution</b> 0: 10-bit 1: 8-bit
2	SEDF	SEDF	<b>Selects mode</b> 0: Differential mode 1: Single-end mode
1:0	PD	PD	<b>Power-down control for analog IRQ signal and touch screen sample control signal</b> 00: Turn on Y_-drive signal and PDN_sh_ref 01: Turn on PDN_IRQ and PDN_sh_ref 10: Reserved 11: Turn on PDN_IRQ

**A0790058 AUX\_TS\_CON Touch Screen Control 0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															TS_SPL	
Type															R/W	
Reset	0															0

Bit(s)	Mnemonic	Name	Description
0	TS_SPL	TS_SPL	<b>Touch screen sample trigger</b>

For the touch screen status, please refer to PMU datasheet : "AUX\_CON6" register bit 14 "ts\_status"  
 0: No action  
 1: When software writes 1'b1, AUXADC will trigger the touch screen process.  
 After the sampling process of touch screen is finished, this bit will be disserted.

 A079005C AUX\_TS\_DAT0 Touch Screen Sample DATA 0 0000 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TS_SPL															TS_DAT
Type	RO															RO
Reset	0						0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15	TS_SPL	TS_SPL	Touch screen sample trigger  For the touch screen status, please refer to PMU datasheet : "AUX_CON6" register bit 14 "ts_status"
9:0	TS_DAT	TS_DAT	Touch screen sample result data

 A0790070 AUXADC\_DAT\_ZCV AuxiliaryADC ZCV Sample DATA 0000 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																DAT_ZCV
Type																RO
Reset							0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
9:0	DAT_ZCV	DAT_ZCV	Sampled data for ZCV

 A07900D0 AUXADC\_CON4 AuxiliaryADC Control Register 4 0000 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TS_SPL	AUXADC_STA					SYN9				SYN5	SYN4	SYN3	SYN2	SYN1	SYN0
Type	RO	RO					RO				RO	RO	RO	RO	RO	RO
Reset	0	0					0				0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15	TS_SPL	TS_SPL	Touch screen sample trigger  For the touch screen status, please refer to PMU datasheet : "AUX_CON6" register bit 14 "ts_status" 0: No action 1: When software writes 1'b1, AUXADC will trigger the touch screen process. After the sampling process of touch screen is finished, this bit will be disserted.
14	AUXADC_STA	AUXADC_STA	Defines the state of the module 0: This module is idle. 1: This module is busy.
9	SYN9	SYN9	Channel 9 sync mode 0: The channel is not selected. 1: The channel is selected.

5	<b>SYN5</b>	SYN5	<b>Channel 5 sync mode</b> 0: The channel is not selected. 1: The channel is selected.
4	<b>SYN4</b>	SYN4	<b>Channel 4 sync mode</b> 0: The channel is not selected. 1: The channel is selected.
3	<b>SYN3</b>	SYN3	<b>Channel 3 sync mode</b> 0: The channel is not selected. 1: The channel is selected.
2	<b>SYN2</b>	SYN2	<b>Channel 2 sync mode</b> 0: The channel is not selected. 1: The channel is selected.
1	<b>SYN1</b>	SYN1	<b>Channel 1 sync mode</b> 0: The channel is not selected. 1: The channel is selected.
0	<b>SYN0</b>	SYN0	<b>Channel 0 sync mode</b> 0: The channel is not selected. 1: The channel is selected.

 A07900D4 AUX\_TS\_CMD1 Touch Screen Sample Command 1 0000 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													<b>ADDRESS</b>	<b>MODE</b>	<b>SEDF</b>	<b>PD</b>
Type													R/W	R/W	R/W	R/W
Reset													0	0	0	0

Bit(s)	Mnemonic	Name	Description
6:4	<b>ADDRESS</b>	ADDRESS	<b>Defines which x or y or z data will be sampled</b> 001: Y position 011: Z1 position 100: Z2 position 101: X position Others: Reserved
3	<b>MODE</b>	MODE	<b>Selects sample resolution</b> 0: 10-bit 1: 8-bit
2	<b>SEDF</b>	SEDF	<b>Selects mode</b> 0: Differential mode 1: Single-end mode
1:0	<b>PD</b>	PD	<b>Power-down control for analog IRQ signal and touch screen sample control signal</b> 00: Turn on Y_-drive signal and PDN_sh_ref 01: Turn on PDN_IRQ and PDN_sh_ref 10: Reserved 11: Turn on PDN_IRQ

 A07900D8 AUX\_TS\_DAT1 Touch Screen Sample DATA 1 0000 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													<b>TS_DAT</b>			
Type													RO			
Reset													0	0	0	0

Bit(s)	Mnemonic	Name	Description
9:0	<b>TS_DAT</b>	TS_DAT	Touch screen sample result data

※ Please refer to “**PMU**” datasheet for other AuxADC related settings:

- Sampling cycle control: Please see “AUX\_CON4” and “AUX\_CON5”

### 3.13.2 General Programming Guide

All register writes will occur in sequence. However, due to synchronization time, any reads after writes need to be delayed by three dummy reads.

### 3.13.3 Usage Programming Guide

There are two modes to program the AUXADC to sample: immediate mode and synchronous mode. The following are notes on programming each mode:

Immediate mode sampling is accomplished by programming AUXADC\_CON1 with the channels to be sampled. After programming, it is necessary to perform three dummy reads on AUXADC\_CON3. After the dummy reads, the next read of AUXADC\_CON3 will be valid. After sampling is done, it is necessary to program AUXADC\_CON1 back to zero before sampling again.

Synchronous mode sampling is accomplished by programming AUXADC\_CON0 with the channels to be sampled. Then it is necessary to program TDMA\_EVTENA7 to 0x2. After the sample is done, TDMA\_EVTENA7 must be programmed to 0x0 with waiting of two frames before sampling again.

### 3.13.4 Performance Programming Guide

For details on adjusting the performance of ADC sampling, please refer to registers AUX\_CON4, AUX\_CON5 and AUX\_CON6 in the **PMU** datasheet.

### 3.13.5 AUXADC PDN

AUXADC is located in A-die. Due to limitation, one of UART1,2,3 clocks must be turned on in order to use AUXADC. Please clear the corresponding PDN bits to enable the AUXADC clock (bit 2 or 3 of ACFG\_CLK(CG)).

### 3.13.6 Notice

The 4 TP pins – PAD\_XP, PAD\_XM, PAD\_YP, PAD\_YM, are used as EINT pins when no R-touch is used in the system. Therefore, please make sure the pin settings are correct.

## 3.14 USB Device Controller

### 3.14.1 General Description

This chip provides a USB function interface which complies with Universal Serial Bus Specification Rev 1.1. The USB device controller supports only full-speed (12Mbps) operation. The chip can make use of this widely available USB interface to transmit/receive data with USB hosts, typically PC/laptop.

There are 6 endpoints in the USB device controller besides the mandatory control endpoint, 4 of which are for IN transactions and 2 endpoints are for OUT transactions. Word, half-word, and byte access are all allowed for loading and unloading the FIFO. The controller features 4 DMA channels to accelerate the data transfer for ACL and SCO data streams. The features of the endpoints are:


1. Endpoint 0: The control endpoint feature 64 bytes FIFO and accommodates maximum packet size of up to 64 bytes. DMA transfer is not supported.
2. IN endpoint 1: It features 64 bytes FIFO and accommodates maximum packet size of up to 64 bytes. GDMA Channel 4 Write Transfer is supported.
3. IN endpoint 2: It features 64 bytes FIFO and accommodates maximum packet size of up to 64 bytes. GDMA Channel 6 Write Transfer is supported.
4. IN endpoint 3: It features 16-byte FIFO and accommodates maximum packet size of 16 bytes. GDMA Transfer is not supported.
5. IN endpoint 4: It features 16-byte FIFO and accommodates maximum packet size of 16 bytes. GDMA Transfer is not supported.
6. OUT endpoint 1: It features 64 bytes FIFO and accommodates maximum packet size of 64 bytes. GDMA Channel 5 Read Transfer is supported.
7. OUT endpoint 2: It features 64 bytes FIFO and accommodates maximum packet size of 64 bytes. GDMA Channel 7 Read Transfer is supported.

For each endpoint except for the control endpoint, when the packet size is smaller than half the size of the FIFO, at most 2 packets can be buffered.

This unit is highly software configurable. All endpoints except for the control endpoint can be configured to be a bulk, interrupt or isochronous endpoints. Composite devices are also supported. IN

endpoint 1 and OUT endpoint 1 share the same endpoint number but they can be used separately. So is the situation for the endpoint 2.

The USB device uses the cable-powered feature for the transceiver but only drains little current. An internal pull-up resistor is integrated across Vbus and D+ signal. The switch on/off of the pull-up resistor can be configured through the internal register. Two additional external serial resistors might be needed to place on the output of D+ and D- signals to make the output impedance equivalent to 28~44Ohm.



**Figure 41. USB11 controller system diagram**

### 3.14.2 Terminology

RW: Writable, Readable.

RO: Read-only. Value never changes.

WO: Write-only.

W1: Write-once. Readable.

RU: Read-only but value updated by the design.

W1C: Readable. Write 1 to bitwise-clear.

RC: Clear on read.

A1: Auto-set by the design. Can be read and write 0 to clear.

A0: Auto-cleared by the design. Can be read and write 1 to set.

DC: Don't care.

OTHER: Others. Mixed attribute. Refer to bit description.

RSV: Reserved. The read/write behavior to this bit is undefined.

### 3.14.3 Register Definition

USB_FADDR      USB Function Address Register																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Name								UPD	FADDR							
Type								RW	RW							
Reset								0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	UPD	<p>This is an 8bit register that should be written with the functions 7-bit address (received through a SET_ADDRESS description). It is then used for decoding the function address in subsequent token packets.</p> <p>When set by the MCU, the core will wait for an SOF token from the time INPKTRDY is set before sending the packet</p>
6:0	FADDR	Function address of device

01 <u>USB_POWER</u> USB Power Control Register 00																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								ISOUP DATE				SWRS TENA B	RESE T	RESU ME	SUSP MODE	SUSP ENAB
Type								RW				RU	RU	RW	RU	RW
Reset								0				0	0	0	0	0

Bit(s)	Name	Description
7	ISOUPDATE	When set by the MCU, the core will wait for an SOF token from the time INPKTRDY is set before sending the packet
4	SWRSTENAB	<p><b>Set by the MCU to enable the mode in which the device can only be reset by the software after reset signals are detected on the bus.</b></p> <p>In case the software is delayed by other high priority processes and cannot make it to read the command from the buffer before the hardware reset the device after the reset signal is detected on the bus, the command will be lost. That is why the software reset mode is effective. When the flag is enabled, the hardware state machine cannot reset itself but by the software. In that sense, the software and hardware can keep synchronous detecting the reset signal.</p>
3	RESET	<b>The read-only bit is set when Reset signaling is present on the bus</b>
2	RESUME	<p><b>Set by the MCU to generate Resume signaling when the function is in the suspend mode.</b></p> <p>The MCU should clear this bit after 10ms (maximum 15ms) to end Resume signaling</p>
1	SUSPMODE	<p><b>Set by the USB core when the Suspend mode is entered</b></p> <p>Cleared when the Resume bit of this register is set.</p>
0	SUSPENAB	<b>Set by the MCU to enable device into the Suspend mode when Suspend signaling is received on the bus</b>

0002 <u>USB_INTRIN</u> USB IN Endpoints Interrupt Register 0000																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											EP4_I N	EP3_I N	EP2_I N	EP1_I N	EP0	
Type											RC	RC	RC	RC	RC	
Reset											0	0	0	0	0	

Bit(s)	Name	Description

Bit(s)	Name	Description
4	EP4_IN	IN Endpoint 4 interrupt event
3	EP3_IN	IN Endpoint 3 interrupt event
2	EP2_IN	IN Endpoint 2 interrupt event
1	EP1_IN	IN Endpoint 1 interrupt event
0	EP0	Endpoint 0 interrupt event

 0004 **USB\_INTROUT** USB OUT Endpoints InterruptRegister 0000 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														EP2_O_UT	EP1_OUT	
Type														RC	RC	
Reset														0	0	

Bit(s)	Name	Description
2	EP2_OUT	OUT Endpoint 2 interrupt event
1	EP1_OUT	OUT Endpoint 1 interrupt event

 06 **USB\_INTRUSB** USB General Interrupt Register 00 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												POWE RDWN	SOF	RESE T	RESU ME	SUSP END
Type												RC	RC	RC	RC	RC
Reset												0	0	0	0	0

Bit(s)	Name	Description
4	POWERDWN	Set at SUSPMODE and LineState is JState. The programmer should have de bounce scheme in SW code when using this interrupt.
3	SOF	Set at the start of each frame
2	RESET	Set when Reset signaling is detected on the bus
1	RESUME	Set when Resume signaling is detected on the bus while the USB core is in suspend mode
0	SUSPEND	Set when Suspend signaling is detected on the bus

 0007 **USB\_INTRINE** USB IN Endpoints Interrupt Enable Register 00FF 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												EP4_I NE	EP3_I NE	EP2_I NE	EP1_I NE	EP0_E
Type												RW	RW	RW	RW	RW
Reset												1	1	1	1	1

Bit(s)	Name	Description
4	EP4_INE	1b0: Disable IN Endpoint 4 interrupt event 1b1: Enable IN Endpoint 4 interrupt event

Bit(s)	Name	Description
3	EP3_INE	1b0: Disable IN Endpoint 3 interrupt event 1b1: Enable IN Endpoint 3 interrupt event
2	EP2_INE	1b0: Disable IN Endpoint 2 interrupt event 1b1: Enable IN Endpoint 2 interrupt event
1	EP1_INE	1b0: Disable IN Endpoint 1 interrupt event 1b1: Enable IN Endpoint 1 interrupt event
0	EP0_E	1b0: Disable IN Endpoint 0 interrupt event 1b1: Enable IN Endpoint 0 interrupt event

 0009 **USB\_INROUTE** USB OUT Endpoints Interrupt Enable Register **00FE**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														EP2_OUTE	EP1_OUTE	
Type														RW	RW	
Reset														1	1	

Bit(s)	Name	Description
2	EP2_OUTE	1b0: Disable OUT Endpoint 2 interrupt event 1b1: Enable OUT Endpoint 2 interrupt event
1	EP1_OUTE	1b0: Disable OUT Endpoint 1 interrupt event 1b1: Enable OUT Endpoint 1 interrupt event

 0B **INTRUSBE** USB General Interrupt Enable Register **06**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												POWERDWN_E	SOF_E	RESET_E	RESEUM_E	SUSPEND_E
Type												RW	RW	RW	RW	RW
Reset												0	0	1	1	0

Bit(s)	Name	Description
4	POWERDWN_E	Enables power-down interrupt
3	SOF_E	Enables SOF interrupt
2	RESET_E	Enables reset/babble interrupt
1	RESEUM_E	Enables resume interrupt
0	SUSPEND_E	Enables suspend interrupt

 0C **USB\_FRAME1** USB Frame Count #1 Register **00**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															NUML	
Type															RU	
Reset												0	0	0	0	0

Bit(s)	Name	Description

Bit(s)	Name	Description
7:0	NUML	The lower 8 bits of the frame number

0D	USB_FRAME2	USB Frame Count #2 Register	00													
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																NUMH
Type																RW
Reset																0 0 0

Bit(s)	Name	Description
2:0	NUMH	The upper 3 bits of the frame number

0E	USB_INDEX	USB Endpoint Register Index	00													
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																INDEX
Type																RW
Reset																0 0 0

The register determines which endpoint control/status registers are to be accessed at addresses USB+10h to USB+17h. Each IN endpoint and OUT endpoint has its own set of control/status registers. Only one set of IN control/status and one set of OUT control/status registers appear in the memory map at a time. Before accessing the control/status registers of an endpoint, the endpoint number should be written to the USB\_INDEX register to ensure that the correct control/status registers appear in the memory map.

Bit(s)	Name	Description
3:0	INDEX	Index of the endpoint

0F	USB_RSTCTRL	USB Reset Control	00													
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									SWRS T							RSTCNTR
Type									RW							RW
Reset									0							0 0 0

Bit(s)	Name	Description
7	SWRST	If the flag SWRSTENAB in register USB_POWER is set to 1, the software enable mode will be enabled, and the device can be reset by writing 1 to this flag.
3:0	RSTCNTR	Signifies the duration of the reset operation after reset signal is detected on the bus. It is only enabled when software reset is not enabled. If the value is 0, the duration will be 2.5us. Otherwise, the duration will be this value multiplied by 341 then added by 2.5 in us unit. The range consequently starts from 2.5us to 5122.5us.

11 USB\_EP0\_CSR USB Control/Status Register for Endpoint 0 

00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									SSET UPEND	SOUT PKTRDY	SEND STALL	SETU PEND	DATA END	SENT STALL	INPKT RDY	OUTP KTRDY
Type									A0	A0	A0	RU	A0	A1	A0	RU
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	SSETUPEND	<b>The MCU writes 1 to this bit to clear the SETUPEND bit.</b> It is cleared automatically. Only active when a transaction is started.
6	SOUTPKTRDY	<b>The MCU writes 1 to this bit to clear the OUTPKTRDY bit.</b> It is cleared automatically. Only active when an OUT transaction is started
5	SENDSTALL	<b>The MCU writes 1 to this bit to terminate the current transaction.</b> The STALL handshake will be transmitted, and this bit will be cleared automatically.
4	SETUPEND	<b>This bit will be set when a control transaction ends before the DATAEND bit is set.</b> An interrupt will be generated and FIFO flushed at this time. The bit is cleared by the MCU writing 1 to the SSETUPEND bit.
3	DATAEND	<b>The MCU sets this bit:</b> 1. When setting INPKTRDY for the last data packet. 2. When clearing OUTPKTRDY after unloading the last data packet. 3. When setting INPKTRDY for a zero length data packet. It is cleared automatically.
2	SENTSTALL	<b>This bit is set when a STALL handshake is transmitted.</b> The MCU should clear this bit by writing 0 to it.
1	INPKTRDY	<b>The MCU sets up this bit after loading a data packet into the FIFO.</b> It is cleared automatically when the data packet is transmitted. An interrupt is generated when this bit is set
0	OUTPKTRDY	<b>This bit is set when a data packet is received.</b> An interrupt is generated when this bit is set. The MCU clears this bit by setting up the SOUTPKTRDY bit.

 16 USB\_EP0\_COU  
NT EP0 Received Bytes Count Register 

00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name										EP0_COUNT							
Type										RU							
Reset										0	0	0	0	0	0	0	

The register indicates the number of received data bytes in the endpoint 0. The value returned is valid while the OUTPKTRDY bit of the USB\_EP0\_CSR register is set. The register is active when the USB\_INDEX register is set to 0.

Bit(s)	Name	Description
6:0	EP0_COUNT	Number of received data bytes in the endpoint 0

10

USB\_EP\_INMAX

USB Maximum Packet Size Register for IN Endpoint

00

P

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																MAXP
Type																RW
Reset												0	0	0	0	0

The register holds the maximum packet size for transactions through the currently selected IN endpoint - in units of one byte. When setting up the value, the programmer should note the constraints placed by the USB Specification on the packet size for bulk interrupt and isochronous transactions in full speed operation. There is an INMAXP register for each IN endpoint except for endpoint 0. The registers are active when the USB\_INDEX register is set to 1, 2, 3, and 4 respectively.

The value written to this register should match the wMaxPacketSize field of the standard endpoint descriptor for the associated endpoint. A mismatch may cause unexpected results. If a value is bigger than the configured IN FIFO size for the endpoint written to the register, the value will be automatically changed to the IN FIFO size. If the value written to the register is smaller than or equal to half the IN FIFO size, two IN packets can be buffered. The configured IN FIFO size for the endpoint 1, 2, and 3, are 16 bytes, 64 bytes, and 64 bytes respectively.

The register is reset to 0. If the register is changed after the packets are sent from the endpoint, the endpoint IN FIFO should be completely flushed after writing the new value to the register.

Bit(s)	Name	Description
7:0	MAXP	Maximum packet size (unit: byte)

11

USB\_EP\_INCSR

USB Control/Status Register #1 for IN Endpoint

00

1

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									ABOR TPKTE N	CLRD ATAT OG	SENT STALL	SEND STALL	FLUS HFIFO	UNDE RRUN	FIFON OTEM PTY	INPKT RDY
Type									RW	A0	A1	RW	A0	A1	RU	A0
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	ABORTPKT_EN	When MCU writes 1 to ABORTPKT_EN, FLUSHFIFO switches to abort the packet function.  This bit should be enabled before FLUSHFIFO is set. If FLUSHFIFO is set and ABORTPKT_EN is enabled the data loaded into FIFO will be discarded. After the packet is aborted, EP will issue an interrupt. The programmer should wait for this interrupt to make sure the packet is aborted
6	CLRDATATOOG	The MCU writes 1 to this bit to reset the endpoint IN data toggle to 0
5	SENTSTALL	The bit is set when a STALL handshake is transmitted.  The FIFO is flushed and the INPKTRDY bit is cleared. The MCU should clear this bit by writing 0 to this bit.
4	SENDSTALL	The MCU writes 1 to this bit to issue a STALL handshake to an IN token. The MCU clears this bit to terminate the stall condition
3	FLUSHFIFO	The MCU writes 1 to this bit to flush the next packet to be transmitted from the endpoint IN FIFO. The FIFO pointer is reset and the INPKTRDY bit is cleared. If the FIFO contains two packets, FLUSHFIFO will need to be set twice to

Bit(s)	Name	Description
		completely clear the FIFO. FLUSHFIFO should only be used when INPKTRDY is set. At other times, it may cause data corruption.
		If ABORTPKT_EN is enabled and this bit is set, the function of this bit will become ABORTPKT to abort the next packet to be transmitted from the endpoint IN FIFO and does not need to set INPKTRDY. It is the same with the FLUSHFIFO function. This bit is only active when the endpoint is idle.
2	UNDERRUN	In isochronous mode, this bit is set when a zero length data packet is sent after receiving an IN token with the INPKTRDY bit not set. In Bulk/Interrupt mode, this bit is set when a NAK is returned in response to an IN token. The MCU should clear this bit by writing a 0 to this bit
1	FIFONOTEMPTY	This bit is set when there is at least 1 packet in the IN FIFO
0	INPKTRDY	The MCU sets up this bit after loading a data packet into the FIFO. Only active when an IN transaction is started. It is cleared automatically when a data packet is transmitted. An interrupt will be generated (if enabled) when the bit is cleared

 12 **USB EP\_INCSR<sub>2</sub>** USB Control/Status Register #2 for IN Endpoint 00 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									AUTOSET	ISO	MODE	DMAENAB	FRCDATATOG			
Type									RW	RW	RW	RW	RW			
Reset									0	0	0	0	0			

Bit(s)	Name	Description
7	AUTOSET	If the MCU sets up the bit, INPKTRDY will be automatically set when the data of the maximum packet size (value in INMAXP) is loaded into the IN FIFO. If a packet of smaller than the maximum packet size is loaded, INPKTRDY will have to be set manually. When 2 packets are in the IN FIFO, INPKTRDY will also be automatically set when the first packet is sent if the second packet is the maximum packet size
6	ISO	The MCU sets up this bit to enable the IN endpoint for isochronous transfer and clears it to enable the IN endpoint for bulk/interrupt transfers
5	MODE	The MCU sets up this bit to enable the endpoint direction as IN and clears it to enable the endpoint direction as OUT. It is valid only when the same endpoint FIFO is used for both IN and OUT transactions.
4	DMAENAB	The MCU sets up this bit to enable the DMA request for the IN endpoint.
3	FRCDATATOG	The MCU sets up this bit to force the endpoints IN data toggle to switch after each data packet is sent regardless of whether an ACK has been received. This can be used by interrupt IN endpoints which are used to communicate rate feedback for isochronous endpoints

 13 **USB EP\_OUTM<sub>AXP</sub>** USB Maximum Racket Size Register for OUT Endpoint 00 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset									0	0	0	0	0	0	0	0

This register holds the maximum packet size for transactions through the currently selected OUT endpoint (unit: byte). When setting up this value, the programmer should note the constraints placed by the USB specification on packet sizes for bulk, interrupt, and isochronous transactions in full speed operations. There is an OUTMAXP register for each OUT endpoint except for endpoint 0. The registers are active when the USB\_INDEX register is set to 1 and 2 respectively.

The value written to this register should match the wMaxPacketSize field of the standard endpoint descriptor for the associated endpoint. A mismatch may cause unexpected results. The total amount of data represented by the value written to this register must not exceed the FIFO size for the OUT endpoint and should not exceed half the FIFO size if double buffering is required. If a value bigger than the configured OUT FIFO size for the endpoint is written to the register, the value will be automatically changed to the OUT FIFO size. If the value written to the register is smaller than or equal to half the OUT FIFO size, two OUT packets can be buffered. The configured IN FIFO size for the endpoint 1, 2, and 3 are both 16, 64, and 64 bytes, respectively.

Bit(s)	Name	Description
7:0	MAXP	Maximum packet size (unit: byte)

14 **USB EP OUTC** USB Control/Status Register #1 for OUT Endpoint **SR1** 00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									CLRD TATO G	SENT STALL	SEND STALL	FLUS HFIFO	DATA ERRO R	OVER RUN	FIFO ULL	RXPK TRDY
Type									A0	A1	RW	A0	RU	A1	RU	A1
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	CLRDATOG	The MCU writes 1 to this bit to reset the endpoint data toggle to 0.
6	SENTSTALL	The bit is set when a STALL handshake is transmitted. The MCU should clear this bit by writing 0 to it.
5	SENDSTALL	The MCU writes 1 to this bit to issue a STALL handshake. The MCU clears this bit to terminate the stall condition. This bit will have no effect if the OUT endpoint is in the isochronous mode
4	FLUSHFIFO	The MCU writes 1 to this bit to flush the next packet to be read from the endpoint OUT FIFO. If the FIFO contains two packets, FLUSHFIFO will need to be set twice to completely clear the FIFO. FLUSHFIFO should only be used when OUTPKTRDY is set. At other times, it may cause data corruption.
3	DATAERROR	The bit is set when OUTPKTRDY is set if the data packet has a CRC or bit stuff error. It is cleared when OUTPKTRDY is cleared. This bit is only valid in the isochronous mode.
2	OVERRUN	The bit will be set if an OUT packet cannot be loaded into the OUT FIFO. The MCU should clear the bit by writing 0 to it. This bit is only valid in the isochronous mode.
1	FIFOFULL	This bit is set when no more packets can be loaded into the OUT FIFO
0	RXPKTRDY	The bit is set when a data packet has been received. The MCU should clear (write 0 to it) the bit when the packet is unloaded from the OUT FIFO. An interrupt will be generated when the bit is set. When the

Bit(s)	Name	Description
		receiving null packet is received, OUTPKTRDY will be set after USB_INTROUT1 is high.

 15 **USB\_EP\_OUTC** USB Control/Status Register #2 for OUT Endpoint **SR2** 00 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									AUTO CLEA R	ISO	DMAE NAB	DMAM ODE				
Type									RW	RW	RW	RW				
Reset									0	0	0	0				

Bit(s)	Name	Description
7	AUTOCLEAR	If the MCU sets up this bit, the OUTPKTRDY bit will be automatically cleared when a packet of OUTMAXP bytes is unloaded from the OUT FIFO. When packets of smaller than the maximum packet size are unloaded, OUTPKTRDY will have to be cleared manually.
6	ISO	The MCU sets up this bit to enable the OUT endpoint for isochronous transfers and clears it to enable the OUT endpoint for bulk/interrupt transfers
5	DMAENAB	The MCU sets up this bit to enable the DMA request for the OUT endpoint
4	DMAMODE	Two modes of DMA operation are supported: DMA mode 0 in which a DMA request is generated for all received packets, together with an interrupt (if enabled). DMA mode 1 in which a DMA request (but no interrupt) is generated for OUT packets of size OUTMAXP bytes and an interrupt (but no DMA request) is generated for OUT packets of any other size. The MCU sets up the bit to select DMA mode 1 and clears this bit to select DMA mode 0.

 16 **USB\_EP\_COUN** USB OUT Endpoint Byte Counter Register LSB Part for **T1** Endpoint 00 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset									0	0	0	0	0	0	0	0

The register holds the lower 8 bits of the number of received data bytes in the packet in the FIFO associated with the currently selected OUT endpoint. The value returned is valid while OUTPKTRDY in register USB\_OUTCSR1 is set. The registers are active when the USB\_INDEX register is set to 1 and 2 respectively.

Bit(s)	Name	Description
7:0	NUML	Lower 8 bits of the number of received data bytes for the OUT endpoint

 17 **USB\_EP\_COUN** USB OUT Endpoint Byte Counter Register MSB Part **T2** for Endpoint 00 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																

Reset	0	0	0
-------	---	---	---

The register holds the upper 3 bits of the number of received data bytes in the packet in the FIFO associated with the currently selected OUT endpoint. The value returned is valid while OUTPKTRDY in register USB\_EP\_OUTCSR1 is set. The registers are active when the USB\_INDEX register is set to 1 and 2 respectively.

Bit(s)	Name	Description
2:0	NUMH	Upper 8 bits of the number of received data bytes for the OUT endpoint.

**20            USB\_EP0\_FIFO USB Endpoint 0 FIFO Register DB0            00**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	<u>FIFO0_DB0</u>															
Type	Other															
Reset	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															

The register provides MCU access to the FIFO for the endpoint 0. Writing to this register will load data to the FIFO for the endpoint 0. Reading this register unloads data from the FIFO for the endpoint 0.

The register provides word, half word, and byte mode accesses. If word or half word accesses are performed, the less significant byte will correspond to the prior byte to load to or unload from the FIFO.

Bit(s)	Name	Description
7:0	FIFO0_DB0	The first byte to be loaded to or unloaded from the FIFO.

**21            USB\_EP0\_FIFO USB Endpoint 0 FIFO Register DB1            00**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	<u>FIFO0_DB1</u>															
Type	Other															
Reset	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															

Bit(s)	Name	Description
7:0	FIFO0_DB1	The second byte to be loaded to or unloaded from the FIFO.

**22            USB\_EP0\_FIFO USB Endpoint 0 FIFO Register DB2            00**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	<u>FIFO0_DB2</u>															
Type	Other															
Reset	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															

Bit(s)	Name	Description
7:0	FIFO0_DB2	The third byte to be loaded to or unloaded from the FIFO.

23

USB\_EP0\_FIFO USB Endpoint 0 FIFO Register DB3 

00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FIFO0_DB3															
Type	Other															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## Bit(s)

## Name

Description

7:0 FIFO0\_DB3 The forth byte to be loaded to or unloaded from the FIFO.

24

USB\_EP1\_FIFO USB Endpoint 1 FIFO Register DB0 

00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FIFO1_DB0															
Type	Other															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The register provides MCU access to the FIFO for the endpoint 1. Writing to this register will load data to the FIFO for the endpoint 1. Reading this register will unload data from the FIFO for the endpoint 1.

The register provides word, half word, and byte mode accesses. If word or half word accesses are performed, the less significant byte will correspond to the prior byte to load to or unload from the FIFO.

## Bit(s)

## Name

Description

7:0 FIFO1\_DB0 The first byte to be loaded to or unloaded from the FIFO.

25

USB\_EP1\_FIFO USB Endpoint 1 FIFO Register DB1 

00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FIFO1_DB1															
Type	Other															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## Bit(s)

## Name

Description

7:0 FIFO1\_DB1 The second byte to be loaded to or unloaded from the FIFO.

26

USB\_EP1\_FIFO USB Endpoint 1 FIFO Register DB2 

00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FIFO1_DB2															
Type	Other															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	FIFO1_DB2	The third byte to be loaded to or unloaded from the FIFO.

27      USB\_EP1\_FIFO USB Endpoint 1 FIFO Register DB3      00  
DB3

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	FIFO1_DB3	The forth byte to be loaded to or unloaded from the FIFO.

28      USB\_EP2\_FIFO USB Endpoint 2 FIFO Register DB0      00  
DB0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset									0	0	0	0	0	0	0	0

The register provides MCU access to the FIFO for the endpoint 2. Writing to this register will load data to the FIFO for the endpoint 2. Reading this register will unloads data from the FIFO for the endpoint 2.unloads data from the FIFO for the endpoint 2.  
The register provides word, half word, and byte mode accesses. If word or half word accesses are performed, the less significant byte will correspond to the prior byte to load to or unload from the FIFO.

Bit(s)	Name	Description
7:0	FIFO2_DB0	The first byte to be loaded to or unloaded from the FIFO.

29      USB\_EP2\_FIFO USB Endpoint 2 FIFO Register DB1      00  
DB1

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	FIFO2_DB1	The second byte to be loaded to or unloaded from the FIFO.

2A      USB\_EP2\_FIFO USB Endpoint 2 FIFO Register DB2      00  
DB2

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																

Type	0	0	0	0	0	0	0	0	Other
Reset	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
7:0	FIFO2_DB2	The third byte to be loaded to or unloaded from the FIFO.

**2B      USB\_EP2\_FIFO USB Endpoint 2 FIFO Register DB3      00**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																<b>FIFO2_DB3</b>
Type																Other
Reset																0 0 0 0 0 0 0 0 0

Bit(s)	Name	Description
7:0	FIFO2_DB3	The forth byte to be loaded to or unloaded from the FIFO.

**2C      USB\_EP3\_FIFO USB Endpoint 3 FIFO Register DB0      00**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																<b>FIFO3_DB0</b>
Type																Other
Reset																0 0 0 0 0 0 0 0 0

The register provides MCU access to the FIFO for the endpoint 3. Writing to this register will load data to the FIFO for the endpoint 3. Reading this register will unload data from the FIFO for the endpoint 3.

The register provides word, half word, and byte mode accesses. If word or half word accesses are performed, the less significant byte will correspond to the prior byte to load to or unload from the FIFO.

Bit(s)	Name	Description
7:0	FIFO3_DB0	The first byte to be loaded to or unloaded from the FIFO.

**2D      USB\_EP3\_FIFO USB Endpoint 3 FIFO Register DB1      00**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																<b>FIFO3_DB1</b>
Type																Other
Reset																0 0 0 0 0 0 0 0 0

Bit(s)	Name	Description
7:0	FIFO3_DB1	The second byte to be loaded to or unloaded from the FIFO.

**2E      USB\_EP3\_FIFO USB Endpoint 3 FIFO Register DB2      00**

**DB2**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FIFO3_DB2
Type																Other
Reset												0	0	0	0	0

Bit(s)	Name	Description
7:0	FIFO3_DB2	The third byte to be loaded to or unloaded from the FIFO.

 2F      **USB EP3 FIFO DB3**    USB Endpoint 3 FIFO Register DB3      00 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FIFO3_DB3
Type																Other
Reset												0	0	0	0	0

Bit(s)	Name	Description
7:0	FIFO3_DB3	The forth byte to be loaded to or unloaded from the FIFO.

 30      **USB EP4 FIFO DB0**    USB Endpoint 4 FIFO Register DB0      00 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FIFO4_DB0
Type																Other
Reset												0	0	0	0	0

The register provides MCU access to the FIFO for the endpoint 4. Writing to this register will load data to the FIFO for the endpoint 4. Reading this register will unload data from the FIFO for the endpoint 4.

The register provides word, half word, and byte mode accesses. If word or half word accesses are performed, the less significant byte will correspond to the prior byte to load to or unload from the FIFO.

Bit(s)	Name	Description
7:0	FIFO4_DB0	The first byte to be loaded to or unloaded from the FIFO.

 31      **USB EP4 FIFO DB1**    USB Endpoint 4 FIFO Register DB1      00 

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FIFO4_DB1
Type																Other
Reset												0	0	0	0	0

Bit(s)	Name	Description
7:0	FIFO4_DB1	The second byte to be loaded to or unloaded from the FIFO.

32

USB\_EP4\_FIFO USB Endpoint 4 FIFO Register DB2 

00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FIFO4_DB2															
Type	Other															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	FIFO4_DB2	The third byte to be loaded to or unloaded from the FIFO.

33

USB\_EP4\_FIFO USB Endpoint 4 FIFO Register DB3 

00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FIFO4_DB3															
Type	Other															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	FIFO4_DB3	The forth byte to be loaded to or unloaded from the FIFO.

240

USB\_CON USB PHY Control 

20

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	NULLPKT_FIX															
Type	RW															
Reset	1														0	0

Bit(s)	Name	Description
5	NULLPKT_FIX	If NULLPKT_FIX is set to 1, the USB controller will not issue a DMAreq when a null packet is received.
1	DMPULLUP	Pull-up enabling pin. Enables the pull-up 1.5KOhm pull-up on D pin as a full speed device by setting it to high
0	DPPULLUP	Pull-up enabling pin. Enables the pull-up 1.5KOhm pull-up on D+ pin as a full speed device by setting it to high

## 3.14.4 System Integration Guide

## 3.14.4.1 USB device configuration

The target audience of this section is the software engineer.

The USB device controller features one control endpoint and 6 other endpoints. The configuration of interfaces and endpoints can be accommodated by software for specific functions, basically supporting Bluetooth HCI, and device firmware upgrade.

Bluetooth HCI transport layer defines the configuration of endpoints and interfaces.

- ✓ One voice channel with 16-bit encoding.

Endpoint	Endpoint type	Max. packet size (bytes)	Max. bandwidth (bytes/ms)	Min. bandwidth (bytes/ms)	Double buffer in controller	Generic DMA
Endpoint 0 (command)	Control	64			No	No
Endpoint 1 IN	Bulk (IN)	64		1024	No	Yes
Endpoint 2 OUT	Bulk (OUT)	64		1024	No	Yes
Endpoint 2 IN	Bulk (IN)	64	1024		No	Yes
Endpoint 2 OUT	Bulk (OUT)	64	1024		No	Yes
Endpoint 3 IN	Interrupt (IN)	16		16	No	No
Endpoint 4 IN	Interrupt (IN)	16		16	No	No

\*When the maximum packet size is smaller than one half of the device FIFO size (64 bytes), the double buffer will be automatically enabled by hardware.

The pull-up resistor on the USB transceiver is initially disconnected when boot-up. No external resistor is required. The software should enable it after performing the configuration of the USB device controller.

### 3.14.4.2 System Infrastructure Configuration

The clock, interrupt and DMA are defined as the system infrastructure. It requires several steps to bring up the USB. Those steps should be done in sequence to prevent from malfunction.

#### Power-on

1. Enable USB PLL.
2. Enable USB clock after USB PLL is settled.
3. Unmask the USB interrupt in the interrupt controller.
4. Enable the pull-up resistor.

The USB device controller can generate the interrupt when conditions are met as defined in USB\_INTRINE, USB\_INTROUTE, and USB\_INTRUSBE.

The generic DMA controller is used to move data from or to the USB device controller. The USB device controller will use at most 4 DMA channels for ACL and SCO. The user should use the half-channel DMA since only the half channel DMA has the hardware flow control.

The USB FIFO provides byte and word accesses to the read/write port of USB\_EP0\_FIFO, USB\_EP1\_FIFO, USB\_EP2\_FIFO, USB\_EP3\_FIFO and USB\_EP4\_FIFO. If the data buffer allocated in memory is word aligned, the user can enable word transfer in the DMA controller. If the data buffer allocated in memory is not word aligned, the user should set to byte aligned and set B2W in DMAx\_CON to 1 to enable fast byte-to-word transfer.

### 3.14.4.3 Power On/Off USB PHY and Controller Sequence

#### Power-on sequence after plug-in

1. Turn on Vusb(PHY 3.3v power) – The control register is in PMIC document.
2. Turn on USB AHB clock(78MHz) – The control register is in config document.
3. Turn on internal 48MHz PLL – the control register is in clock document.
4. Wait for 50 usec. (PHY 3.3v power stable time)
5. Turn on USB PHY BIAS current control → reg[USB+08C1h] bit3 = 1. (RG\_USB11\_FSLS\_ENBGR).
6. Wait for 10 usec.
7. Set up D+ pull up register for connecting Host → reg[USB+0240h] bit 0 =1(PUB)

#### Power-off sequence after plug-out

1. Release D+ pull up register for disconnecting Host → Setting reg[USB+0240h] bit 0 =0 (PUB)
2. Turn off USB PHY BIAS current control → reg[USB+08C1h] bit3 = 0. (RG\_USB11\_FSLS\_ENBGR).
3. Turn off Vusb (PHY 3.3v power) – The control register is in PMIC document

## 3.15 Accessory Detector

### 1.1.1 General Description

The hardware accessory detector (ACCDET) detects plug-in/out of multiple types of external components. Based on the suggested circuit (see **Figure 42**), this design supports 3 types of external components, which are microphone, hook-switch and TV-OUT line. This design uses the internal 2-bit comparator to separate external components. The de-bounce scheme is also supported to resist uncertain input noises. When the plug-in/out state is stable, the PWM unit of ACCDET will enable the comparator, MBIAS and threshold voltage of the comparator periodically for the plugging detection. With suitable PWM settings, very low-power consumption can be achieved when the detection feature

is enabled. In order to compensate the delay between the detection login and comparator, the delay enabling scheme is adopted. Given the suitable delay number compared to the rising edge of PWM high pulse, the stable plugging state can be prorogated to digital detection logic. Then the correct plugging state can be detected and reported.

Figure 42 shows the state machine without TV-OUT mode. The state machine is executed by the software to control the ACCDET design. The ACCDET design will send one interrupt to acknowledge the software after the ACCDET input state is changed and the duration of the state is longer than de-bounce time. The software needs to read out the memorized ACCDET input state and follow the recommend state machine to program the register in it.




Figure 42. Suggested Accessory Detection Circuit.




Figure 43. The State machine between Microphone and Hook-Switch plug-in/out change.

### 1.1.2 Pulse Width Modulation

The ACCDET design also provides one Pulse-Width-Modulation (PWM) to enable the comparator, microphone's bias current and the threshold voltage of the comparator periodically. With suitable PWM and settings for delayed enabling, the ACCDET can achieve very low power consumption and accurate plug-in/out detection. Figure 44 shows a timing diagram example of such PWM design. The output from PWM keeps being at "0" until the value of the counter is smaller than the programmed threshold.




Figure 44. PWM waveform.

### 1.1.3 Register Definition

Module name: ACCDET base address: (+A0750000h)

Address	Name	Width	Register function

Address	Name	Width	Register function
A0750000	<u>ACCDET_RSTB</u>	32	ACCDET software reset register
A0750004	<u>ACCDET_CTRL</u>	32	ACCDET control register
A0750008	<u>ACCDET_STATE_SWCTRL</u>	32	ACCDET state switch control register
A075000C	<u>ACCDET_PWM_WIDTH</u>	32	ACCDET PWM width register
A0750010	<u>ACCDET_PWM_THRESH</u>	32	ACCDET PWM threshold register
A0750024	<u>ACCDET_EN_DELAY_NUM</u>	32	ACCDET enable delay number register
A0750028	<u>ACCDET_PWM_IDLE_VALUE</u>	32	ACCDET PWM IDLE value register
A075002C	<u>ACCDET_DEBOUNCE0</u>	32	ACCDET debounce0 register
A0750030	<u>ACCDET_DEBOUNCE1</u>	32	ACCDET debounce1 register
A0750038	<u>ACCDET_DEBOUNCE3</u>	32	ACCDET debounce3 register
A075003C	<u>ACCDET_IRQ_STS</u>	32	ACCDET interrupt status register
A0750040	<u>ACCDET_CURR_IN</u>	32	ACCDET current input status register
A0750044	<u>ACCDET_SAMPLE_IN</u>	32	ACCDET sampled input status register
A0750048	<u>ACCDET_MEMOIZED_IN</u>	32	ACCDET memorized input status register
A075004C	<u>ACCDET_LAST_MEMOIZED_IN</u>	32	ACCDET last memorized input status register
A0750050	<u>ACCDET_FSM_STATE</u>	32	ACCDET FSM status register
A0750054	<u>ACCDET_CURR_DEBOUNCE</u>	32	ACCDET current de-bounce status register
A0750058	<u>ACCDET_VERSION</u>	32	ACCDET version code
A075005C	<u>ACCDET_IN_DEFAULT</u>	32	default value of accdet_in

## A0750000 ACCDET\_RSTB ACCDET Software Reset Register 00000001

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne																RSTB
Type																RW
Reset																1

**Overview:** After applying the setting to register, software reset is necessary for state initialization. Without this process, ACCDET may detect incorrect plug state.

Bit(s)	Mnemonic	Name	Description
0	RSTB	RSTB	<p><b>Set to 0 to reset the ACCDET unit and set to 1 after the reset process is finished.</b></p> <p>This software reset will clear ACCDET's enable signal but keep all ACCDET's settings. After the reset process, ACCDET will return to the IDLE state.</p>

## A0750004 ACCDET\_CTRL ACCDET Control Register 00000001

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne																

Type																	
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Mne																	ACCD ET_E N
Type																	RW
Reset																	1

Bit(s)	Mnemonic	Name	Description
0	ACCDDET_E_N		Set to 1 to enable the ACCDET unit.

**A0750008 ACCDET\_STAT\_E\_SWCTRL ACCDET State Switch Control Register 00000001**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne												MBIA_S_PW_M_EN	VTH_PWM_EN	CMP_PWM_EN		
Type												RW	RW	RW		
Reset												0	0	0		

Bit(s)	Mnemonic	Name	Description
4	MBIAS_PW_M_EN	MBIAS_PWM_EN	Enables PWM of ACCDET MBIAS unit
3	VTH_PWM_EN	VTH_PWM_EN	Enables PWM of ACCDET voltage threshold unit
2	CMP_PWM_EN	CMP_PWM_EN	Enables PWM of ACCDET comparator

**A075000C ACCDET\_PWM\_WIDTH ACCDET PWM Width Register 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne																
Type																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0	PWM_WIDTH	PWM_WIDTH	ACCDDET PWM width It is PWM max. counter value. It will be the initial value for the internal counter. The PWM internal counter always counts down to zero to

Bit(s)	Mnemonic	Name	Description
			finish one compete period, and the value of the internal counter will return to the value of PWM_WIDTH. PWM output frequency = (32k/PWM_WIDTH) Hz.

A0750010 ACCDET\_PWM\_THRESH ACCDET PWM Threshold Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne																
Type																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0	PWM_THRE SH	PWM_THRESH	ACCDET PWM threshold When the internal counter value is bigger than or equal to PWM_THRESH, the PWM output signal will be "0". When the internal counter is smaller than PWM_THRESH, the PWM output signal will be "1". PWM output duty cycle = (PWM_THRESH)x(1/32) ms.

錯誤! 找不到參照來源。 Figure 45 shows the PWM waveform with register value present.




Figure 45. PWM waveform with register value present

A0750024 ACCDET\_EN\_D ELAY\_NUM ACCDET Enable Delay Number Register 00000101

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne	FALL DELAY_NUM															
Type	RW															
Reset	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1

Bit(s)	Mnemonic	Name	Description
15	FALL_DELA	FALL_DELAY_NUM	<b>Falling delay cycle compared to CMP PWM waveform</b> In order to make sure the plug state is stable after disabling ACCDET, the suitable delay cycle is necessary. This number indicates the clock cycle number between the point when the digital part of ACCDET stops receiving accdet_in and the point when the analog part of ACCDET stops working.
14:0	RISE_DELA	RISE_DELAY_NUM	<b>Rising delay cycle compared to PWM waveform</b> In order to make sure the plug state is stable before activating ACCDET, the suitable delay cycle is necessary. This number indicates the clock cycle number between the point when the analog part of ACCDET starts working and the point when the digital part of ACCDET starts receiving stable accdet_in. This number should be fine tuned depending on different project requirements.

## A0750028 ACCDET\_PWM\_IDLE\_VALUE ACCDET PWM IDLE Value Register 00000001

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne														MBIAS	VTH	CMP
Type														RW	RW	RW
Reset														0	0	1

Bit(s)	Mnemonic	Name	Description
2	MBIAS	MBIAS	IDLE value of MBIAS PWM
1	VTH	VTH	IDLE value of VTH PWM
0	CMP	CMP	IDLE value of CMP PWM

## A075002C ACCDET\_DEBO\_UNCE0 ACCDET Debounce0 Register 00000010

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne																
Type																
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

**Overview:** This register defines the waiting period before plug-in/out or release events are considered stable. If the de-bounce setting is too small, the plug-in/out will be too sensitive and detect too many unexpected plug-ins/outs. The suitable de-bounce time setting must be adjusted for the user's demand.

Bit(s)	Mnemonic	Name	Description

Bit(s)	Mnemonic	Name	Description
15:0	DEBOUNCE 0	DEBOUNCE0	De-bounce time control of the next state = 2'b00 De-bounce time = DEBOUNCE/32 ms

A0750030 ACCDET\_DEBO UNCE1 ACCDET Debounce1 Register 00000010

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne																
Type																
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

**Overview:** This register defines the waiting period before plug-in/out or release events are considered stable. If the de-bounce setting is too small, the plug-in/out will be too sensitive and detect too many unexpected plug-ins/outs. The suitable de-bounce time setting must be adjusted for the user's demand.

Bit(s)	Mnemonic	Name	Description
15:0	DEBOUNCE 1	DEBOUNCE1	De-bounce time control of the next state = 2'b01 De-bounce time = DEBOUNCE/32 ms

A0750034 ACCDET\_DEBO UNCE2 ACCDET Debounce2 Register 00000010

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne																
Type																
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

**Overview:** This register defines the waiting period before plug-in/out or release events are considered stable. If the de-bounce setting is too small, the plug-in/out will be too sensitive and detect too many unexpected plug-ins/outs. The suitable de-bounce time setting must be adjusted for the user's demand.

Bit(s)	Mnemonic	Name	Description
15:0	DEBOUNCE 2	DEBOUNCE2	De-bounce time control of the next state = 2'b10 De-bounce time = DEBOUNCE/32 ms

A0750038 ACCDET\_DEBO UNCE3 ACCDET Debounce3 Register 00000010

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
-----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

<b>Mne</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Mne</b>																<b>DEBOUNCE3</b>
<b>Type</b>																RW
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0

**Overview:** This register defines the waiting period before plug-in/out or release events are considered stable. If the de-bounce setting is too small, the plug-in/out will be too sensitive and detect too many unexpected plug-ins/outs. The suitable de-bounce time setting must be adjusted for the user's demand.

<b>Bit(s)</b>	<b>Mnemonic</b>	<b>Name</b>	<b>Description</b>
15:0	<b>DEBOUNCE3</b>	DEBOUNCE3	De-bounce time control of the next state = 2'b11 De-bounce time = DEBOUNCE/32 ms

**A075003C ACCDET\_IRQ\_STS ACCDET Interrupt Status Register 00000000**

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Mne</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Mne</b>																<b>IRQ_C_LR</b>
<b>Type</b>																RW
<b>Reset</b>																0

**Overview:** When the interrupt of ACCDET is asserted, IRQ\_CLR must be set to 1 to clear the interrupt status. This bit will pause all activities in the ACCDET design until both interrupt status and IRQ\_CLR are cleared. The software should write 1 to IRQ\_CLR first to clear the interrupt (IRQ). After that, if pclk gating is enabled, the software should read ACCDET\_IRQ\_STS again to make IRQ\_CLR self-reset to 0.

<b>Bit(s)</b>	<b>Mnemonic</b>	<b>Name</b>	<b>Description</b>
8	<b>IRQ_CLR</b>	IRQ_CLR	Clears interrupt status of ACCDET unit
0	<b>IRQ</b>	IRQ	Interrupt status of ACCDET unit Because this register will be cleared by hardware, the interrupt edge-sensitive scheme should be adopted for this design.

**A0750040 ACCDET\_CURR\_IN ACCDET Current Input Status Register 00000003**

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Mne</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Mne</b>																<b>CURR_IN</b>
<b>Type</b>																RO
<b>Reset</b>																1

Bit(s)	Mnemonic	Name	Description
1:0	CURR_IN	CURR_IN	Current input status of ACCDET unit

 A0750044    ACCDET\_SAMP    ACCDET Sampled Input Status Register    00000003  
 LE\_IN 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne																SAMPLE_IN
Type																RO
Reset																1 1

Bit(s)	Mnemonic	Name	Description
1:0	SAMPLE_IN	SAMPLE_IN	Samples input status of ACCDET unit When the plug-in/out state is changed, the ACCDET unit will do sampling.

## A0750048    ACCDET\_MEM\_OIZED\_IN    ACCDET Memorized Input Status Register    00000003

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne																MEMORIZED_IN
Type																RO
Reset																1 1

Bit(s)	Mnemonic	Name	Description
1:0	MEMORIZE_D_IN	MEMORIZED_IN	Memorized input status of ACCDET unit When the plug-in/out states is changed and held longer than the de-bounce time, the ACCDET unit will save the sampled input state to the memorized state. The interrupt will also be asserted to acknowledge the software.

## A075004C    ACCDET\_LAST\_MEOIZED\_IN    ACCDET Last Memorized Input Status Register    00000003

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne																LAST_MEMO_RIZED_IN

Type																RO		
Reset																1	1	

Bit(s)	Mnemonic	Name	Description
1:0	LAST_MEM ORIZED_IN	LAST_MEMORIZ E_D_IN	Last memorized input status of ACCDET unit

 A0750050 ACCDET\_FSM\_STATE ACCDET FSM Status Register 00000000 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Mne																	
Type																	
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Mne															FSM_STATE		
Type															RO		
Reset															0	0	0

Bit(s)	Mnemonic	Name	Description
2:0	FSM_STATE	FSM_SATE	State of ACCDET unit finite-state-machine
			0: ACCDET_IDLE 1: ACCDET_SAMPLE 2: ACCDET_DEBOUNCE 3: ACCDET_CHECK 4: ACCDET_MEMORIZED 5: ACCDET_IRQ

 A0750054 ACCDET\_CURR\_DEBOUNCE ACCDET Current De-bounce Status Register 00000004 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Mne																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mne														CURR_DEBOUNCE		
Type														RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0

Bit(s)	Mnemonic	Name	Description
15:0	CURR_DEB OUNCE	CURR_DEBOUNC E	Currently used de-bounce time setting

 A0750058 ACCDET\_VERSION ACCDET Version Code 000000 03 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																ACCDET_VERSION
Type																RO
Reset																1 1

Bit(s)	Mnemonic	Name	Description
1:0	ACCDET_VERSION	ACCDET_VERSI ON	Version code for ACCDET

A075005C		<u>ACCDET_IN_DEFAULT</u>															Default Value of accdet_in			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	00000000			
Name																				
Type																				
Reset																				
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
Name																	ACCDET_IN_DEFAULT			
Type																	RW			
Reset																	0	0	0	0

**Overview:** The default value of sample\_accdet\_in and memorised\_accdet\_in can be set by software instead of using the default value set by hardware(i.e. 3). ACCDET\_DEFAULT\_REFRESH\_EN is the enable bit controlling whether to use this additional function. The value of sample\_accdet\_in and memorized\_accdet\_in will change when accdet\_en rises from low to high. Note that if software reset is applied when accdet\_en is high, the default value of sample\_accdet\_in and memorized\_accdet\_in will also be loaded when the software reset is de-asserted.

Bit(s)	Mnemonic	Name	Description
4	ACCDET_I_N_DEFAU_LT_REFR_ESH_EN	ACCDET_IN_DEF ULT_REFRES_H_EN	Enable signal for whether to load accdet_in_default 0: accdet_in_default will not be loaded. 1: accdet_in_default will be loaded.
1:0	ACCDET_I_N_DEFAU_LT	ACCDET_IN_DEF ULT	Default value of accdet_in set by software

### 3.16 SD Memory Card Controller (SDMC0)

#### 3.16.1 Introduction

The controller fully supports the SD memory card bus protocol as defined in SD Memory Card Specification Part 1 Physical Layer Specification version 2.0.

Furthermore, the controller also partially supports the SDIO card specification version 2.0. However, the controller can only be configured as the host of the SD memory card. Hereafter, the controller is also abbreviated as the SD controller. The following are the main features of the controller.

- Interface with MCU by APB bus
- 16/32-bit access on APB bus
- 16/32-bit access for control registers
- 32-bit access for FIFO
- Built-in 32 bytes FIFO buffers for transmit and receive, FIFO is shared for transmit and receive
- Built-in CRC circuit
- CRC generation can be disabled
- DMA supported
- Interrupt capabilities
- Data rate up to 48 Mbps in serial mode, 48x4 Mbps in parallel model, the module is targeted at 48 MHz operating clock
- Serial clock rate on SD bus is programmable
- Card detection capabilities during sleep mode
- Controllability of power for memory card
- Does not support SPI mode for SD memory card
- Does not support multiple SD memory cards

### 3.16.2 Overview

#### 3.16.2.1 Pin Assignment

The following lists pins required for the SD memory card. Table 51 shows how the pins are shared. Note that all I/O pads have embedded both pull-up and pull-down resistors because they are shared by the SD memory card. The pull-down resistors for these pins can be used for power saving. If optimal pull-up or pull-down resistors are required on the system board, all embedded pull-up and pull-down resistors can be disabled by programming the corresponding control registers. The VDDPD pin is used for power saving. Power for the SD memory card can be shut down by programming the corresponding control register. The WP (Write Protection) pin is used to detect the status of the Write Protection Switch on the SD memory card.

**Table 51. Sharing of pins for SD memory card controller**

No.	Name	Type	MMC	SD	Description
1	SD_CLK	O	CLK	CLK	Clock
2	SD_DAT3	I/O/PP	-	CD/DAT3	Data Line [Bit 3]
3	SD_DAT0	I/O/PP	DAT0	DAT0	Data Line [Bit 0]
4	SD_DAT1	I/O/PP	-	DAT1	Data Line [Bit 1]
5	SD_DAT2	I/O/PP	-	DAT2	Data Line [Bit 2]

No.	Name	Type	MMC	SD	Description
6	SD_CMD	I/O/PP	CMD	CMD	Command Or Bus State
7	SD_PWRON	O	-	-	VDD ON/OFF
8	SD_WP	I	-	-	Write Protection Switch in SD
9	SD_INS	I	VSS2	VSS2	Card Detection

### 3.16.2.2 Card Detection

For SD memory card, detection of card insertion/removal by hardware is supported, and a dedicated pin “INS” is used to perform card insertion and removal for SD. The pin “INS” will be connected to the pin “VSS2” of a SD connector (see **Figure 46**).




Figure 46. Card detection for SD memory card

### 3.16.3 Register Definition

Module name: MSDC0 base address: (+A0130000h)

Address	Name	Width	Register function
A0130000	<b>MSDC_CFG</b>	32	<b>SD memory card controller configuration register</b> For general configuration of the SD controller. <i>Note: MSDC_CFG[31:16] can be accessed by 16-bit APB bus access.</i>
A0130004	<b>MSDC_STA</b>	32	<b>SD memory card controller status register</b> Contains the status of FIFO, interrupts and data requests.

Address	Name	Width	Register function
A0130008	<u>MSDC_INT</u>	32	<p><b>SD memory card controller interrupt register</b>            Contains the status of interrupts. Note that the register still shows the status of interrupt even though the interrupt is disabled, that is, register bit INTEN of register MSDC_CFG is set to 0. It implies that software interrupt can be implemented by polling register bit INT of register MSDC_STA and this register. However, if hardware interrupt is desired, be sure to clear the register before setting up register bit INTEN of register MSDC_CFG to 1, or undesired hardware interrupt arisen from the previous interrupt status may take place.</p>
A013000C	<u>MSDC_PS</u>	32	<p><b>SD memory card pin status register</b>            Used for card detection. When the memory card controller and system are powered on, the power for the memory card will still be off unless the power is supplied by the PMIC. Meanwhile, the pad for card detection defaults to pull down when the system is powered on. The scheme of card detection for MS is the same as that for SD.</p> <p>For detecting card insertion, first pull up the INS pin and then enable card detection and the input pin at the same time. After 32 cycles of controller clock, the status of pin changes will emerge. To detect card removal, simply keep enabling card detection and the input pin.</p>
A0130010	<u>MSDC_DAT</u>	32	<p><b>SD memory card controller data register</b>            Reads/Writes data from/to FIFO inside SD controller.            Data access unit: 32 bits</p>
A0130014	<u>MSDC_IOCON</u>	32	<p><b>SD memory card controller IO control register</b>            Specifies output driving capability and slew rate of IO pads for MSDC. The reset value is suggested setting. If the output driving capability of pins DAT0, DAT1, DAT2 and DAT3 is too large, it is possible to arise ground bounce and thus result in glitch on SCLK. The actual driving current will depend on the PAD type selected for the chip.</p>
A0130018	<u>MSDC_IOCON1</u>	32	<p><b>SD memory card controller IO control register 1</b></p>
A0130020	<u>SDC_CFG</u>	32	<p><b>SD memory card controller configuration register</b>            Configures the SD memory card controller when it is configured as the host of SD. If the controller is configured as the host of memory stick, the contents of the register will have no impact on the operation of the controller.</p> <p><i>Note: SDC_CFG[31:16] can be accessed by 16-bit APB bus access.</i></p>
A0130024	<u>SDC_CMD</u>	32	<p><b>SD memory card controller command register</b>            Defines a SD memory card command and its attribute. Before the SD controller issues a transaction onto the SD bus, application shall specify other relative settings such as argument for command. After application writes</p>

Address	Name	Width	Register function
			the register, the SD controller will issue the corresponding transaction onto SD serial bus. If the command is GO_IDLE_STATE, the controller will have serial clock on SD bus run 128 cycles before issuing the command.
A0130028	<b><u>SDC_ARG</u></b>	32	<b>SD memory card controller argument register</b> Contains argument of the SD memory card command.
A013002C	<b><u>SDC_STA</u></b>	32	<b>SD memory card controller status register</b> Contains various statuses of SD controller as the controller is configured as the host of SD memory card.
A0130030	<b><u>SDC_RESP0</u></b>	32	<b>SD memory card controller response register 0</b> Contains parts of the last SD memory card bus response. See descriptions of register field SDC_RESP3.
A0130034	<b><u>SDC_RESP1</u></b>	32	<b>SD memory card controller response register 1</b> Contains parts of the last SD memory card bus response. See descriptions of register field SDC_RESP3.
A0130038	<b><u>SDC_RESP2</u></b>	32	<b>SD memory card controller response register 2</b> Contains parts of the last SD memory card bus response. See descriptions of register field SDC_RESP3.
A013003C	<b><u>SDC_RESP3</u></b>	32	<b>SD memory card controller response register 3</b> Contains parts of the last SD memory card bus response. Register fields SDC_RESP0, SDC_RESP1, SDC_RESP2 and SDC_RESP3 compose the last SD memory card bus response. For response of type R2, that is, response of the command ALL_SEND_CID, SEND_CSD and SEND_CID, only bit 127 to 0 of the response token are stored in register field SDC_RESP0, SDC_RESP1, SDC_RESP2 and SDC_RESP3. For responses of other types, only bit 39 to 8 of the response token are stored in register field SDC_RESP0.
A0130040	<b><u>SDC_CMDSTA</u></b>	32	<b>SD memory card controller command status register</b> Contains the status of SD controller during command execution and that of SD bus protocol after command execution when the SD controller is configured as the host of SD memory card. The register will also be used as the interrupt source. The register is cleared when being read. Meanwhile, if interrupt is enabled and thus interrupt caused by the register is generated, reading the register will de-assert the interrupt.
A0130044	<b><u>SDC_DATSTA</u></b>	32	<b>SD memory card controller data status register</b> Contains the status of SD controller during data transfer on DAT line(s) when the SD controller is configured as the host of SD memory card. The register is also used as the interrupt source. The register is cleared when being read. Meanwhile, if interrupt is enabled and thus

Address	Name	Width	Register function
			interrupt caused by the register is generated, reading the register will de-assert the interrupt.
A0130048	<u>SDC_CSTA</u>	32	<b>SD memory card status register</b> After commands with R1 and R1b response this register containing the status of the SD card, it will be used as the response interrupt source. In all register fields, logic high indicates error, and logic low indicates there is no error. The register is cleared when being read. Meanwhile, if interrupt is enabled and thus interrupt caused by the register is generated, reading the register will de-assert the interrupt.
A013004C	<u>SDC_IRQMASK0</u>	32	<b>SD memory card IRQ mask register 0</b> Contains parts of SD memory card interrupt mask register. See the descriptions of register SDC_IRQMASK1 for reference. The register masks interrupt sources from register SDC_CMDSTA and SDC_DATSTA. IRQMASK[3:0] is for SDC_CMDSTA, and IRQMASK[18:16] for SDC_DATSTA. Note that IRQMASK[18] masks SDC_DATSTA[9:2] together. '1' in some bits of the register masks the corresponding interrupt source with the same bit position. For example, if IRQMASK[0] is 1, then the interrupt source from register field CMDRDY of register SDC_CMDSTA will be masked. '0' in some bits does not cause interrupt mask on the corresponding interrupt source from register SDC_CMDSTA and SDC_DATSTA.
A0130050	<u>SDC_IRQMASK1</u>	32	<b>SD memory card IRQ mask register 1</b> Contains parts of SD memory card interrupt mask register. Registers SDC_IRQMASK1 and SDC_IRQMASK0 compose the SD memory card interrupt mask register. The register masks interrupt sources from register SDC_CSTA. '1' in some bits of the register masks the corresponding interrupt source with the same bit position. For example, if IRQMASK[63] is 1, then interrupt source from register field OUT_OF_RANGE of register SDC_CSTA will be masked. '0' in some bit does not cause interrupt mask on the corresponding interrupt source from register SDC_CSTA.
A0130054	<u>SDIO_CFG</u>	32	<b>SDIO configuration register</b> Configures functions for SDIO.
A0130058	<u>SDIO_STA</u>	32	<b>SDIO status register</b> Identifies if there is SDIO interrupt during the interrupt period on data line.
A0130080	<u>CLK_RED</u>	32	<b>CLK latch configuration register</b> Configures the MSDC sample data/response clock. <i>Note: When MSDC_IOCON[19] = 1, the host will latch response; otherwise MSDC FSM will handle the response from PAD directly.</i>
A0130098	<u>DAT_CHECKSUM</u>	32	<b>MSDC Rx data checksum register</b>

Address	Name	Width	Register function
			Compares the checksum value of Rx read data

## A0130000 MSDC\_CFG SD Memory Card Controller Configuration Register 04000020

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					FIFO THD				VDDP	RCDE	DIRQE	PINEN	DMAE	INTEN		
Type					RW				RW	RW	RW	RW	RW	RW		
Reset					0		0	0		0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SCLKF								SCLK	CRED	STDB	CLKSRC	NOCCR	RST	MSDC	
Type	RW								RW	RW	RW	RW	RW	W1C	RW	
Reset	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0

**Overview:** For general configuration of the SD controller. Note that MSDC\_CFG[31:16] can be accessed by 16-bit APB bus access.

Bit(s)	Mnemonic	Name	Description
27:24	FIFOTHD	FIFOTHD	<b>FIFO threshold</b> The register field determines when to issue a DMA request. For write transactions, DMA requests will be asserted if the number of free entries in FIFO are bigger than or equal to the value in the register field. For read transactions, DMA requests will be asserted if the number of valid entries in FIFO are bigger than or equal to the value in the register field. The register field must be set according to the setting of data transfer count in DMA burst mode. If single mode for DMA transfer is used, the register field shall be set to 0b0001. 0000: Invalid 0001: Threshold value is 1. 0010: Threshold value is 2. 0011~01111: ... 1000: Threshold value is 8. Others: Invalid
21	VDDPD	VDDPD	<b>Controls output pin VDDPD used for power saving</b> Output pin VDDPD controls the power for memory card. 0: Output pin VDDPD outputs logic low. The power for memory card will be turned off. 1: Output pin VDDPD outputs logic high. The power for memory card will be turned on.
20	RCDEN	RCDEN	<b>Controls output pin RCDEN used for card identification process when the controller is for SD memory card</b> Its output controls the pull-down resistor on the system board to connect to or disconnect from signal CD/DAT3. 0: The output pin RCDEN outputs logic low. 1: The output pin RCDEN outputs logic high.
19	DIRQEN	DIRQEN	<b>Enables data request interrupt</b> The register bit is used to control if data request is used as an interrupt source. 0: Data request is not used as an interrupt source. 1: Data request is used as an interrupt source.
18	PINEN	PINEN	<b>Enables pin interrupt</b> The register bit is used to control if the pin for card detection is used

Bit(s)	Mnemonic	Name	Description
17	DMAEN	DMAEN	<p>as an interrupt source.</p> <p>0: The pin for card detection is not used as an interrupt source.</p> <p>1: The pin for card detection is used as an interrupt source.</p> <p><b>Enables DMA</b></p> <p><i>Note: If DMA capability is disabled, the application software must poll the status of register MSDC_STA to check on any data transfer request. If DMA is desired, the register bit must be set up before command register is written.</i></p> <p>0: DMA request induced by various conditions is disabled, no matter the controller is configured as the host of either SD memory card or memory stick.</p> <p>1: DMA request induced by various conditions is enabled, no matter the controller is configured as the host of either SD memory card or memory stick.</p>
16	INTEN	INTEN	<p><b>Enables interrupt</b></p> <p><i>Note: If interrupt capability is disabled, the application software must poll the status of register MSDC_STA to check on any interrupt request.</i></p> <p>0: Interrupt induced by various conditions is disabled, no matter the controller is configured as the host of either SD memory card or memory stick.</p> <p>1: Interrupt induced by various conditions is enabled, no matter the controller is configured as the host of either SD memory card or memory stick.</p>
15:8	SCLKF	SCLKF	<p><b>Controls clock frequency of serial clock on SD bus and denotes clock frequency of SD bus serial clock as fslave and clock frequency of the SD controller as fhost which is 98.3 or 96.2 MHz</b></p> <p><i>Note: The allowed maximum frequency of fslave is 49.15MHz.</i></p> <p>While changing the clock rate, "1T clock period before change + 1T clock period after change" is required for HW signal to re-synchronize.</p> <p>00000000b: fslave = (1/2)*fhost      00000001b: fslave = [1/(4*1)]*fhost      00000010b: fslave = [1/(4*2)]*fhost      00000011b: fslave = [1/(4*3)]*fhost      00000100b~11111110b: ...      11111111b: fslave = [1/(4*255)]*fhost</p> <p><b>Serial clock always on</b></p> <p>For debugging.</p> <p>0: Serial clock not always on      1: Serial clock always on</p>
6	CRED	CRED	<p><b>Rising edge data</b></p> <p>The register bit is used to determine the serial data input is latched at the falling edge or rising edge of the serial clock. The default setting is at the rising edge. If the serial data have bad timing, set the register bit to 1. When the memory card has bad timing on returned read data, set the register bit to 1.</p> <p>0: Serial data input is latched at the rising edge of serial clock.      1: Serial data input is latched at the falling edge of serial clock.</p> <p><b>Standby mode</b></p> <p>If the module is powered down, operating clock to the module will be stopped. At the same time, the clock to card detection circuitry will also be stopped. If detection on memory card insertion and removal is desired, write 1 to the register bit. If interrupt for detection on memory card insertion and removal is enabled, the interrupt will take</p>
5	STDBY	STDBY	

Bit(s)	Mnemonic	Name	Description
4:3	CLKSRC	CLKSRC	<p>place whenever the memory is inserted or removed.</p> <p>0: Standby mode is disabled. 1: Standby mode is enabled.</p> <p><b>Specifies which clock is used as source clock of memory card</b></p> <p>00 : MPLL/5.5MHz clock 01 : MPLL/7MHz clock 10 : MPLL/8MHz clock 11 : MPLL/10MHz clock</p> <p>For phone</p> <p>00 : 94.5MHz clock Need to keep BT_APP_DIV_EN= 1'b0 in CLK_CONDA[15]. 01 : 74.3MHz clock</p> <p>NOTE: Need to set POWERFUL_DIV_EN1 = 1'b1 first in CLK_CONDA[10].</p> <p>10 : 65MHz clock 11 : Forbidden</p> <p>For BT app.</p> <p>00 : Forbidden 01 : 89.1MHz clock</p> <p>NOTE: Need to set POWERFUL_DIV_EN1 = 1'b1 first in CLK_CONDA[10].</p> <p>10 78MHz clock 11 : 62.4MHz clock</p> <p>NOTE: Need to set POWERFUL_DIV_EN2 = 1'b1 first in CLK_CONDA[9].</p>
2	NOCRC	NOCRC	<p><b>Disable CRC</b></p> <p>'1' indicates data transfer without CRC is desired. For write data block, the data are transmitted without CRC. For read data block, CRC will not be checked. For testing purpose.</p> <p>0: Data transfer with CRC is desired. 1: Data transfer without CRC is desired.</p>
1	RST	RST	<p><b>Software reset</b></p> <p>Writing 1 to the register bit will cause internal synchronous reset of SD controller but will not reset register settings, RST should only be set when RST equal to 0.</p> <p>0: Read 0 stands for the reset process is finished. 1: Write 1 to reset SD controller.</p>
0	MSDC	MSDC	<p><b>Configures the controller as SD memory card mode</b></p> <p>CLK/CMD/DAT line is pulled low when SD memory card mode is disable.</p> <p>0: Disable SD memory card 1: Enable SD memory card</p>

A0130004 MSDC STA SD Memory Card Controller Status Register 00000000																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BUSY	FIFOC LR							FIFOCNT			INT	DRQ	BE	BF	
Type	R	W1C							RO			RO	RO	RO	RO	
Reset	0	0							0	0	0	0	0	0	0	

**Overview:** The register contains the status of FIFO, interrupts and data requests.

Bit(s)	Mnemonic	Name	Description
15	BUSY	BUSY	<b>Status of the controller</b> If the controller is in busy state, the register bit will be 1; otherwise 0. 0: The controller is in busy state. 1: The controller is in idle state.
14	FIFOCLR	FIFOCLR	<b>Clears FIFO</b> <b>Writing 1 to the register bit will cause the content of FIFO clear and reset the status of FIFO controller.</b> 0: Read 0 stands for the FIFO clear process is finished. 1: Write 1 to clear the content of FIFO clear and reset the status of FIFO controller.
7:4	FIFOCNT	FIFOCNT	<b>FIFO count</b> The register field shows how many valid entries are there in FIFO. 0000: 0 valid entry in FIFO 0001: 1 valid entry in FIFO 0010: 2 valid entries in FIFO 0011~0111: ... 1000: 8 valid entries in FIFO
3	INT	INT	<b>Indicates if there is any interrupt existing</b> When there is interrupt existing, the register bit will still be active even if register bit INTEN in register MSDC_CFG is disabled. The SD controller can interrupt MCU by issuing interrupt request to the interrupt controller, or the software/application will poll the register endlessly to check if there is any interrupt request existing in the SD controller. When register bit INTEN in register MSDC_CFG is disabled, the second method is used. For read commands, it is possible that time-out error takes place. The software can read the status register to check if the time-out error takes place without OS time tick support or data request asserted. <i>Note: The register bit will be cleared when register MSDC_INT is read.</i> 0: No interrupt request existing. 1: Interrupt request exists.
2	DRQ	DRQ	<b>Indicates if any data transfer is required</b> When a data transfer is required, the register bit will still be active even if register bit DIRQEN in register MSDC_CFG is disabled. Data transfer can be achieved by DMA channel alleviating MCU loading, or by polling the register bit to check if any data transfer is requested. When register bit DIRQEN in register MSDC_CFG is disabled, the second method is used. 0: No DMA request existing. 1: DMA request exists.
1	BE	BE	<b>Indicates if FIFO in SD controller is empty</b> 0: FIFO in SD controller is not empty. 1: FIFO in SD controller is empty.
0	BF	BF	<b>Indicates if FIFO in SD controller is full</b> 0: FIFO in SD controller is not full. 1: FIFO in SD controller is full.

A0130008 MSDC_INT SD Memory Card Controller Interrupt Register 00000000																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																

Reset																			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name									SDIOI RQ	SDR1 BIRQ		SDMC IRQ	SDDA TIRQ	SDCM DIRQ	PINIR Q	DIRQ			
Type									RC	RC		RC	RC	RC	RC	RC			
Reset									0	0		0	0	0	0	0			

**Overview:** The register contains the status of interrupts. Note that the register still show status of interrupt even though interrupt is disabled, that is, register bit INTEN of register MSDC\_CFG is set to 0. It implies that software interrupt can be implemented by polling register bit INT of register MSDC\_STA and this register. However, if hardware interrupt is desired, be sure to clear the register before setting register bit INTEN of register MSDC\_CFG to 1, or undesired hardware interrupt arisen from the previous interrupt status may take place.

Bit(s)	Mnemonic	Name	Description
7	<b>SDIOIRQ</b>	SDIOIRQ	<b>SDIO interrupt</b> The register bit indicates if there is any interrupt for SDIO existing. Whenever an interrupt for SDIO exists, the register bit will be set to 1 if the interrupt is enabled. It will be reset when the register is read. 0: No SDIO interrupt 1: Interrupt for SDIO exists.
6	<b>SDR1BIRQ</b>	SDR1BIRQ	<b>SD R1b response interrupt</b> The register bit will be active when a SD command with R1b response is finished and the DAT0 line is transited from busy to idle state. Single block write commands with R1b response will cause interrupt when the command is completed either successfully or with CRC error. However, multi-block write commands with R1b response do not cause interrupt because multi-block write commands are always stopped by STOP_TRANS commands. STOP_TRANS commands (with R1b response) behind multi-block write commands will cause interrupt. Single block read command with R1b response will cause interrupt when the command is completed, but multi-block read commands do not. <i>Note: STOP_TRANS commands (with R1b response) behind multi-block read commands will cause interrupt.</i> 0: No interrupt for SD R1b response. 1: Interrupt for SD R1b response exists.
4	<b>SDMCIRQ</b>	SDMCIRQ	<b>SD memory card interrupt</b> The register bit indicates if there is any interrupt for SD memory card existing. Whenever an interrupt for SD memory card exists, i.e. any bit in register SDC_CSTA is active, the register bit will be set to 1 if interrupt is enabled. It will be reset when the register is read. <i>Note: This bit will not trigger MSDC hardware interrupt.</i> 0: No SD memory card interrupt 1: SD memory card interrupt exists.
3	<b>SDDATIRQ</b>	SDDATIRQ	<b>SD bus DAT interrupt</b> The register bit indicates if there is any interrupt for SD DAT line existing. Whenever interrupt for SD DAT line exists, i.e. any bit in register SDC_DATSTA is active, the register bit will be set to 1 if interrupt is enabled. It will be reset when the register is read. 0: No SD DAT line interrupt 1: SD DAT line interrupt exists.
2	<b>SDCMDIRQ</b>	SDCMDIRQ	<b>SD bus CMD interrupt</b> The register bit indicates if there is any interrupt for SD CMD line existing. Whenever interrupt for SD CMD line exists, i.e. any bit in the register SDC_CMDSTA is active, the register bit will be set to 1 if

Bit(s)	Mnemonic	Name	Description
1	PINIRQ	PINIRQ	<p>interrupt is enabled. It will be reset when the register is read.</p> <p>0: No SD CMD line interrupt 1: SD CMD line interrupt exists.</p> <p><b>Pin change interrupt</b></p> <p>The register bit indicates if there is any interrupt for memory card insertion/removal existing. Whenever the memory card is inserted or removed and card detection interrupt is enabled, i.e. register bit PINEN in register MSDC_CFG is set to 1, the register bit will be set to 1. It will be reset when the register is read.</p> <p>0: Otherwise 1: Card is inserted or removed.</p>
0	DIRQ	DIRQ	<p><b>Data request interrupt</b></p> <p>The register bit indicates if there is any interrupt for data request existing. Whenever data request exists and data request as an interrupt source is enabled, i.e. register bit DIRQEN in register MSDC_CFG is set to 1, the register bit will be active. It will be reset when being read. For software, data requests can be recognized by polling register bit DRQ or by data request interrupt. Data request interrupts will be generated every FIFOHD data transfers.</p> <p>0: No data request interrupt 1: Data request interrupt occurs.</p>

A013000C MSDC_PS SD Memory Card Pin Status Register 00000008																					
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16					
<b>Name</b>								<b>CMD</b>	<b>DAT</b>												
<b>Type</b>								<b>RO</b>	<b>RO</b>												
<b>Reset</b>								0	0	0	0	0	0	0	0	0	0	0	0	0	
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
<b>Name</b>	<b>CDDEBOUNCE</b>															<b>PINCHG</b>	<b>PINO</b>	<b>POEN0</b>	<b>PIENO</b>	<b>CDEN</b>	
<b>Type</b>	RW															RC	RO	RW	RW	RW	
<b>Reset</b>	0	0	0	0									0	1	0	0	0	0	0	0	0

**Overview:** The register is used for card detection. When the memory card controller and system are powered on, the power for the memory card will still be off unless the power is supplied by the PMIC. Meanwhile, the pad for card detection defaults to pull-down when the system is powered on. The scheme of card detection for MS is the same as that for SD. To detect card insertion, first pull up the INS pin and then enable card detection and the input pin at the same time. After 32 cycles of controller clock, the status of pin changes will emerge. To detect card removal, simply keep enabling card detection and the input pin.

Bit(s)	Mnemonic	Name	Description
24	CMD	CMD	<b>Memory card/SDIO card/MMC card command lines</b>
23:16	DAT	DAT	<b>Memory card/SDIO card/MMC card data lines</b>
15:12	CDDEBOUNCE	CDDEBOUNCE	<b>Specifies the time interval for card detection de-bounce</b>
	CE		Default value: 0. It means the de-bounce interval is 32-cycle time at 32kHz. The interval can extend one cycle time at 32kHz by increasing the counter by 1.
4	PINCHG	PINCHG	<p><b>Pin change</b></p> <p>The register bit indicates the status of card insertion/removal. If the memory card is inserted or removed, the register bit will be set to 1 no matter pin change interrupt is enabled or not. It will be cleared when</p>

Bit(s)	Mnemonic	Name	Description
			the register is read. 0: Otherwise 1: Card is inserted or removed.
3	<b>PINO</b>	PINO	<b>Shows the value of input pin for card detection</b> 0: The value of input pin for card detection is logic low. 1: The value of input pin for card detection is logic high.
2	<b>POEN0</b>	POEN0	<b>Controls output of input pin for card detection</b> 0: Output of input pin for card detection is disabled. 1: Output of input pin for card detection is enabled.
1	<b>PIEN0</b>	PIEN0	<b>Controls input pin for card detection</b> 0: Input pin for card detection is disabled. 1: Input pin for card detection is enabled.
0	<b>CDEN</b>	CDEN	<b>Enables card detection</b> The register bit is used to enable or disable card detection. 0: Card detection is disabled. 1: Card detection is enabled.

 A0130010 MSDC DAT SD Memory Card Controller Data Register 00000000 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview:** The register is used to read/write data from/to FIFO inside the SD controller. Data access unit: 32 bits.

Bit(s)	Mnemonic	Name	Description
31:0	<b>DATA</b>	DATA	<b>Reads/Writes data from/to FIFO inside SD controller</b> Data access unit: 32 bits

 A0130014 MSDC IOCON SD Memory Card Controller IO Control Register 010000C3 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
	CMDRE					HIGH SPEED	DMABURST	SRCFG1	SRCFG0		ODCCFG1		ODCCFG0			
	RW					RW	RW	RW	RW		RW		RW			
	0					0	0	0	1	1	0	0	0	0	1	1

**Overview:** The register specifies the output driving capability and slew rate of IO pads for MSDC. The reset value is suggested setting. If the output driving capability of pins DAT0, DAT1, DAT2 and DAT3 is too large, it is possible

to arise ground bounce and thus result in glitch on SCLK. The actual driving current depends on the PAD type selected for the chip.

Bit(s)	Mnemonic	Name	Description
25:24	<b>SAMPLEDL</b>	SAMPLEDLY	<b>Used for SW to select the turn-around delay cycle between write data end bit and CRC status for SD card</b> Y 00: 0-T delay 01: 1-T delay 10: 2-T delay 11: 3-T delay
23:22	<b>FIXDLY</b>	FIXDLY	<b>Used for SW to select the delay cycle after clock fix high for the host controller to SD card</b> 00: 0-T delay 01: 1-T delay 10: 2-T delay 11: 3-T delay
21	<b>SAMPON</b>	SAMPON	<b>Data sample enabling always on</b> The bit is suggested to be set to 1 when the feedback clock is used and to 0 when the multiple phase clock is used. 0: Data sample enabling not always on 1: Data sample enabling always on
20	<b>CRCDIS</b>	CRCDIS	<b>Switches off data CRC check for SD read data</b> 0: CRC check is on. 1: CRC check is off.
19	<b>CMDSEL</b>	CMDSEL	<b>Determines whether the host should delay 1-T to latch response from card</b> 0: Host latches response without 1-T delay 1: Host latches response with 1-T delay.
18:17	<b>INTLH</b>	INTLH	<b>Selects latch timing for SDIO multi-block read interrupt</b> 00: Host latches INT at the second backend clock after the end bit of the current data block from card is received. (Default) 01: Host latches INT at the first backend clock after the end bit of the current data block from card is received. 10: Host latches INT at the second backend clock after the end bit of the current data block from card is received. 11: Host latches INT at the third backend clock after the end bit of the current data block from card is received.
16	<b>DSW</b>	DSW	<b>Determines whether the host should latch data with 1-T delay or not</b> For SD card, this bit is suggested to be 0. For MSPRO cards, it is suggested to be 1. 0: Host latches the data with 1-T delay. 1: Host latches the data without 1-T delay.
15	<b>CMDRE</b>	CMDRE	<b>Determines whether the host should latch response token (sent from card on CMD line ) at rising edge or falling edge of serial clock</b> (T.B.D this bit is un-useful) 0: Host latches response at rising edge of serial clock. 1: Host latches response at falling edge of serial clock.
10	<b>HIGH_SPEE</b>	HIGH_SPEED	<b>For high-speed mode when internal sample clock is used</b> High-speed mode means the SD/MMC serial bus clock rate is bigger than 25MHz. The default speed mode means that the SD/MMC serial bus clock rate is bigger than 25MHz. 0: Default speed

Bit(s)	Mnemonic	Name	Description
9:8	<b>DMABURST</b>	DMABURST	1: High speed  <b>Used for SW to select burst type when data are transferred by DMA</b>  <i>Note: Only single mode can support non-4N bytes data transfer in read operation.</i> 00: Single mode 01: 4-beat incrementing burst 10: 8-beat incrementing burst 11: Reserved
7	<b>SRCFG1</b>	SRCFG1	<b>Output driving capability for pins DAT0, DAT1, DAT2 and DAT3</b> 0: Fast slew rate 1: Slow slew rate
6	<b>SRCFG0</b>	SRCFG0	<b>Output driving capability for pins CMD/BS and SCLK</b> 0: Fast slew rate 1: Slow slew rate
5:3	<b>ODCCFG1</b>	ODCCFG1	<b>Output driving capability for pins DAT0, DAT1, DAT2 and DAT3</b> 000: 4mA 001: 8mA 010: 12mA 011: 16mA
2:0	<b>ODCCFG0</b>	ODCCFG0	<b>Output driving capability for pins CMD/BS and SCLK</b> 000: 4mA 001: 8mA 010: 12mA 011: 16mA

A0130018 MSDC IOCON1 SD Memory Card Controller IO Control Register 1 00022022

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>														<b>PRCF_G_RS_T/WP</b>	<b>PRVAL_RST/WP</b>	
<b>Type</b>														RW	RW	
<b>Reset</b>														0	1	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>		<b>PRCF_G_CK</b>	<b>PRVAL_CK</b>		<b>PRCF_G_CM</b>	<b>PRVAL_CM</b>			<b>PRCF_G_DA</b>	<b>PRVAL_DA</b>			<b>PRCF_G_INS</b>	<b>PRVAL_INS</b>		
<b>Type</b>		RW	RW		RW	RW			RW	RW			RW	RW		
<b>Reset</b>	0	1	0		0	0	0		0	1	0		0	1	0	

Bit(s)	Mnemonic	Name	Description
18	<b>PRCFG_RS</b>	PRCFG_RST_WP_T/WP	<b>Pull-up/down register configuration for pin RST/WP</b> Default value: 0 0: Pull-up resistor in the I/O pad of pin WP is enabled. 1: Pull-down resistor in the I/O pad of pin WP is enabled.
17:16	<b>PRVAL_RST</b>	PRVAL_RST_WP_WP	<b>Pull-up/down register value for pin RST/WP</b> Default value: 10 00: Pull-up/down resistor in the I/O pad of pin WP are all disabled. 01: Pull-up/down resistor in the I/O pad of pin WP value is 47k. 10: Pull-up/down resistor in the I/O pad of pin WP value is 47k. 11: Pull-up/down resistor in the I/O pad of pin WP value is 23.5k.
14	<b>PRCFG_CK</b>	PRCFG_CK	<b>Pull-up/down register configuration for pin CK</b> Default value: 0

Bit(s)	Mnemonic	Name	Description
13:12	<b>PRVAL_CK</b>	PRVAL_CK	0: Pull-up resistor in the I/O pad of pin CK is enabled. 1: Pull-down resistor in the I/O pad of pin CK is enabled.
			<b>Pull-up/down register value for pin CLK</b> Default value: 10
10	<b>PRCFG_CM</b>	PRCFG_CM	00: Pull-up/down resistor in the I/O pad of pin CLK are all disabled. 01: Pull-up/down resistor in the I/O pad of pin CLK value is 47k. 10: Pull-up/down resistor in the I/O pad of pin CLK value is 47k. 11: Pull-up/down resistor in the I/O pad of pin CLK value is 23.5k.
			<b>Pull-up/down register configuration for pin CM</b> Default value is 0.
9:8	<b>PRVAL_CM</b>	PRVAL_CM	0: Pull-up resistor in the I/O pad of pin CM is enabled. 1: Pull-down resistor in the I/O pad of pin CM is enabled.
			<b>Pull-up/down register value for pin CMD/BS</b> Default value: 00
6	<b>PRCFG_DA</b>	PRCFG_DA	00: Pull-up/down resistor in the I/O pad of pin CMD/BS are all disabled. 01: Pull-up/down resistor in the I/O pad of pin CMD/BS value is 47k. 10: Pull-up/down resistor in the I/O pad of pin CMD/BS value is 47k. 11: Pull-up/down resistor in the I/O pad of pin CMD/BS value is 23.5k.
			<b>Pull-up/down register configuration for pin DAT0, DAT1, DAT2 and DAT3</b> Default value: 0
5:4	<b>PRVAL_DA</b>	PRVAL_DA	0: Pull-up resistor in the I/O pad of pin DAT is enabled. 1: Pull-down resistor in the I/O pad of pin DAT is enabled.
			<b>Pull-up/down register value for pin DAT0, DAT1, DAT2 and DAT3</b> Default value: 10
2	<b>PRCFG_INS</b>	PRCFG_INS	00: Pull-up/ down resistor in the I/O pad of pin DAT are all disabled. 01: Pull-up/down resistor in the I/O pad of pin DAT value is 47k. 10: Pull-up/down resistor in the I/O pad of pin DAT value is 47k. 11: Pull-up/down resistor in the I/O pad of pin DAT value is 23.5k.
			<b>Pull-up/down register configuration for pin INS</b> Default value: 0
1:0	<b>PRVAL_INS</b>	PRVAL_INS	0: Pull-up resistor in the I/O pad of pin WP is enabled. 1: Pull-down resistor in the I/O pad of pin WP is enabled.
			<b>Pull-up/down register value for pin INS</b> Default value: 10
			00: Pull-up/down resistor in the I/O pad of pin INS are all disabled. 01: Pull-up/down resistor in the I/O pad of pin INS value is 47k. 10: Pull-up/down resistor in the I/O pad of pin INS value is 47k. 11: Pull-up/down resistor in the I/O pad of pin INS value is 23.5k.

A0130020 SDC_CFG SD Memory Card Controller Configuration Register 00008000																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DTOC								WDOD				SDIO	MDLE N	SIEN	
Type	RW								RW				RW	RW	RW	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BSYDLY								BLKLEN							
Type	RW								RW							
Reset	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview:** The register is used to configure the SD memory card controller when it is configured as the host of SD. If the controller is configured as the host of memory stick, the contents of the register will have no impact on the operation of the controller. Note that SDC\_CFG[31:16] can be accessed by 16-bit APB bus access.

Bit(s)	Mnemonic	Name	Description
31:24	DTOC	DTOC	<p><b>Data time-out counter</b></p> <p>The period from finish of the initial host read command or the last read data block in a multiple block read operation to the start bit of the next read data block requires at least two serial clock cycles. The counter is used to extend the period (Read Data Access Time) in unit of 65,536 serial clock. See the register field descriptions of register bit RDINT for reference.</p> <p>00000000: Extend 65,536 more serial clock cycles            00000001: Extend 65,536x2 more serial clock cycles            00000010: Extend 65,536x3 more serial clock cycles            00000011~11111110: ...            11111111: Extend 65,536x 256 more serial clock cycles</p>
23:20	WDOD	WDOD	<p><b>Write data output delay</b></p> <p>The period from finish of the response for the initial host write command or the last write data block in a multiple block write operation to the start bit of the next write data block requires at least two serial clock cycles. The register field is used to extend the period (Write Data Output Delay) in unit of one serial clock.</p> <p>0000: No extension            0001: Extend 1 more serial clock cycle            0010: Extend 2 more serial clock cycles            0011~1110: ...            1111: Extend 15 more serial clock cycle</p>
19	SDIO	SDIO	<p><b>Enables SDIO</b></p> <p>0: Disable SDIO mode            1: Enable SDIO mode</p>
17	MDLEN	MDLEN	<p><b>Enables multiple data line</b></p> <p>The register can be enabled only when SD memory card is applied and detected by software application. It is the responsibility of the application to program the bit correctly when an multi-media card is applied. If an multi-media card is applied and 4-bit data line is enabled, the 4 bits will be output every serial clock. Therefore, data integrity will fail.</p> <p>0: Disable 4-bit data line            1: Enable 4-bit data line</p>
16	SIEN	SIEN	<p><b>Enables serial interface</b></p> <p>It should be enabled as soon as possible before any command.</p> <p>0: Disable serial interface for SD            1: Enable serial interface for SD</p>
15:12	BSYDLY	BSYDLY	<p><b>Only valid for the commands with R1b response</b></p> <p>If the command has a response of R1b type, the SD controller must monitor the data line 0 for card busy status from the bit time that is two serial clock cycles after the command end bit to check if the operation in SD memory card have finished. The register field is used to expand the time between the command end bit and end of detection period to detect card busy status. If time is up and there is no card busy status on data line 0, the controller will abandon the detection.</p> <p>0000: No extension            0001: Extend 1 more serial clock cycle            0010: Extend 2 more serial clock cycles</p>

Bit(s)	Mnemonic	Name	Description
11:0	BLKLEN	BLKLEN	<p>0011~1110: ...      1111: Extend 15 more serial clock cycle</p> <p><b>Block length</b></p> <p>The register field is used to define the length of one block in unit of byte in a data transaction. The maximum value of block length is 2,048 bytes.</p> <p>00000000000000: Reserved      00000000000001: Block length is 1 byte.      00000000000010: Block length is 2 bytes.      00000000000011~011111111110: ...      011111111111: Block length is 2,047 bytes.      10000000000000: Block length is 2,048 bytes.</p>

A0130024 SDC\_CMD SD Memory Card Controller Command Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																CMDFAIL
<b>Type</b>																RW
<b>Reset</b>																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	INTC	STOP	RW	DTYPE	IDRT	RSPTYP	BREAK									CMD
<b>Type</b>	RW	RW	RW	RW	RW	RW	RW									RW
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview:** The register defines a SD memory card command and its attribute. Before the SD controller issues a transaction onto the SD bus, application shall specify other relative settings such as argument for command. After application writes the register, the SD controller will issue the corresponding transaction onto the SD serial bus. If the command is GO\_IDLE\_STATE, the controller will have serial clock on SD bus run 128 cycles before issuing the command.

Bit(s)	Mnemonic	Name	Description
16	CMDFAIL	CMDFAIL	If 4-bit SDIO mode is enabled and when CMD/DAT error occurs, set this bit to select whether to "wait stop command" or "wait data state machine idle".  0: Wait stop command 1: Wait data state machine idle
15	INTC	INTC	<b>Indicates if the command is GO_IRQ_STATE</b>  If the command is GO_IRQ_STATE, the period between command token and response token will not be limited.  0: The command is not GO_IRQ_STATE. 1: The command is GO_IRQ_STATE.
14	STOP	STOP	<b>Indicates if the command is a stop transmission command</b>  0: The command is not a stop transmission command. 1: The command is a stop transmission command.
13	RW	RW	<b>Defines the command is a read command or write command</b>  The register bit is valid only when the command causes a transaction with data token.  0: The command is a read command. 1: The command is a write command.
12:11	DTYPE	DTYPE	<b>Defines data token type for the command</b>

Bit(s)	Mnemonic	Name	Description
10	IDRT	IDRT	<p>00: No data token for the command      01: Single block transaction      10: Multiple block transaction, i.e. the command is a multiple block read or write command.      11: Stream operation. It can only be used when an multi-media card is applied.</p> <p><b>Identification response time</b></p> <p>The register bit indicates if the command has a response with NID (i.e. 5 serial clock cycles as defined in SD Memory Card Specification Part 1 Physical Layer Specification version 1.0) response time. The register bit is valid only when the command has a response token. Thus the register bit must be set to 1 for CMD2 (ALL_SEND_CID) and ACMD41 (SD_APP_OP_CMD).</p> <p>0: Otherwise      1: The command has a response with NID response time.</p>
9:7	RSPTYP	RSPTYP	<p><b>Defines response type for the command</b></p> <p>For commands with R1 and R1b response, register SDC_CSTA (not SDC_STA) updates after response token is received. This register SDC_CSTA contains the status of the SD, and it can be used as a response interrupt source.</p> <p><i>Note: If CMD7 is used with all 0's RCA, then RSPTYP must be "000". Command "GO_TO_IDLE" also has RSPTYP='000'.</i></p> <p>000: There is no response for the command, e.g. broadcast command without response and GO_INACTIVE_STATE command.      001: The command has R1 response. R1 response token is 48-bit.      010: The command has R2 response. R2 response token is 136-bit.      011: The command has R3 response. Even though R3 is 48-bit response, it does not contain CRC checksum.      100: The command has R4 response. R4 response token is 48-bit. (only for MMC)      101: The command has R5 response. R5 response token is 48-bit. (only for MMC)      110: The command has R6 response. R6 response token is 48-bit.      111: The command has R1b response. If the command has a response of R1b type, SD controller must monitor the data line 0 for card busy status from the bit time that is 2 or 4 serial clock cycles after the command end bit to check if the operation in SD memory card has finished. There are two cases for detection of card busy status. The first case is that the host stops the data transmission during an active write data transfer. The card will assert busy signal after the stop transmission command end bit followed by 4 serial clock cycles. The second case is that the card is in idle state or receiving a stop transmission command between data blocks when multiple block write command is in progress. The register bit will be valid only when the command has a response token.</p>
6	BREAK	BREAK	<p><b>Aborts pending MMC GO_IRQ_MODE command</b></p> <p>It is only valid for a pending GO_IRQ_MODE command waiting for MMC interrupt response.</p> <p>0: Other fields are valid.      1: Break a pending MMC GO_IRQ_MODE command in the controller. Other fields are invalid.</p>
5:0	CMD	CMD	<p><b>SD memory card command</b></p> <p>Total 6 bits.</p>

A0130028 SDC\_ARG SD Memory Card Controller Argument Register 00000000 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	ARG[31:16]															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ARG[15:0]															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview:** The register contains the argument of the SD memory card command.

Bit(s)	Mnemonic	Name	Description
31:0	<b>ARG</b>	ARG	Contains argument of the SD memory card command.

 A013002C SDC\_STA SD Memory Card Controller Status Register 00000000 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																	
Type																	
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	WP												FEDA	FECM	BEDA	BECM	BESD
													TBUS	DBUS	TBUS	DBUS	CBUS
Type	RO												Y	Y	Y	Y	Y
Reset	0												0	0	0	0	0

**Overview:** The register contains various statuses of SD controller as the controller is configured as the host of SD memory card.

Bit(s)	Mnemonic	Name	Description
15	<b>WP</b>	WP	Detects the status of write protection switch on SD memory card The register bit shows the status of write protection switch on SD memory card. There is no default reset value. Pin WP (Write Protection) is only useful when the controller is configured for SD memory card. 1: Write protection switch on, i.e. memory card is desired to be write-protected. 0: Write protection switch off, i.e. memory card is writable.
4	<b>FEDATBUS</b>	FEDATBUSY Y	Indicates if there is any transmission going on DAT line on SD bus This bit indicates directly the CMD line at card clock domain. For those commands without data but still involving DAT line, the register bit is useless. For example, if an erase command is issued, checking if the register bit is 0 before issuing the next command with data will not guarantee that the controller is idle. In this case, use register bit BESDCBUSY. 0: No transmission is going on DAT line on SD bus. 1: There is transmission going on DAT line on SD bus.
3	<b>FECMDBUS</b>	FECMDBUSY Y	Indicates if there is any transmission going on CMD line on SD bus This bit indicates directly the CMD line at card clock domain. 0: No transmission is going on CMD line on SD bus.

Bit(s)	Mnemonic	Name	Description
2	<b>BEDATBUS</b>	<b>BEDATBUSY</b> Y	1: There is transmission going on CMD line on SD bus.  <b>Indicates if there is any transmission going on DAT line on SD bus</b> 0: Backend SDC controller gets the info that no transmission is going on DAT line on SD bus. 1: Backend SDC controller gets the info that there is transmission going on DAT line on SD bus.
1	<b>BECMDBUS</b>	<b>BECMDBUSY</b> Y	<b>Indicates if there is any transmission going on CMD line on SD bus</b> This bit shows backend controller's CMD busy state. The busy state is synced from card clock domain to bus clock domain. 0: Backend SDC controller gets the info that no transmission is going on CMD line on SD bus. 1: Backend SDC controller gets the info that there is transmission going on CMD line on SD bus.
0	<b>BESDCBUS</b>	<b>BESDCBUSY</b> Y	<b>Indicates if SD controller is busy, i.e. is there any transmission going on CMD or DAT line on SD bus</b> This bit shows backend controller's SDC busy state. The busy state is synced from card clock domain to bus clock domain. 0: Backend SD controller is idle. 1: Backend SD controller is busy.

 A0130030 **SDC\_RESP0** SD Memory Card Controller Response Register 0 00000000 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
RESP[31:0][31:16]																
RO																
RESP[31:0][15:0]																
RO																

**Overview:** The register contains parts of the last SD memory card bus response. See descriptions of register field SDC\_RESP3.

Bit(s)	Mnemonic	Name	Description
31:0	<b>RESP[31:0]</b>	<b>RESP_31_0</b>	

 A0130034 **SDC\_RESP1** SD Memory Card Controller Response Register 1 00000000 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
RESP[63:32][31:16]																
RO																
RESP[63:32][15:0]																
RO																

**Overview:** The register contains parts of the last SD memory card bus response. See descriptions of register field SDC\_RESP3.

Bit(s)	Mnemonic	Name	Description
31:0	RESP[63:32]	RESP_63_32	

 A0130038 SDC\_RESP2 SD Memory Card Controller Response Register 2 00000000 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>																
<b>Type</b>																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview:** The register contains parts of the last SD memory card bus response. See descriptions of register field SDC\_RESP3.

Bit(s)	Mnemonic	Name	Description
31:0	RESP[95:64]	RESP_95_64	

 A013003C SDC\_RESP3 SD Memory Card Controller Response Register 3 00000000 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>																
<b>Type</b>																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview:** The register contains parts of the last SD memory card bus response. Register fields SDC\_RESP0, SDC\_RESP1, SDC\_RESP2 and SDC\_RESP3 compose the last SD memory card bus response. For response of type R2, i.e. response of commands ALL\_SEND\_CID, SEND\_CSD and SEND\_CID, only bit 127 to 0 of the response token are stored in register fields SDC\_RESP0, SDC\_RESP1, SDC\_RESP2 and SDC\_RESP3. For response of other types, only bit 39 to 8 of the response token are stored in register field SDC\_RESP0.

Bit(s)	Mnemonic	Name	Description
31:0	RESP[127:9] 6]	RESP_127_96	

 A0130040 SDC\_CMDSTA SD Memory Card Controller Command Status Register 00000000 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>																
<b>Type</b>																
Reset																RSPC CMDT CMDR

													RCER R	O	DY
Type													RC	RC	RC
Reset													0	0	0

**Overview:** The register contains the status of SD controller during command execution and that of SD bus protocol after command execution when the SD controller is configured as the host of SD memory card. The register can also be used as an interrupt source. The register is cleared when being read. Meanwhile, if the interrupt is enabled and thus interrupt caused by the register is generated, reading the register will de-assert the interrupt.

Bit(s)	Mnemonic	Name	Description
2	RSPCRCER	RSPCRCERR	<b>CRC error on CMD detected</b> '1' indicates the SD controller detects a CRC error after reading a response from the CMD line. 0: Otherwise 1: SD controller detects a CRC error after reading a response from the CMD line.
1	CMDTO	CMDTO	<b>Time-out on CMD detected</b> '1' indicates the SD controller detects a time-out condition while waiting for a response on the CMD line. 0: Otherwise 1: SD controller detects a timeout condition while waiting for a response on the CMD line.
0	CMDRDY	CMDRDY	<b>For command without response, the register bit will be 1 once the command is completed on SD bus</b> For command with response, the register bit will be 1 whenever the command is issued onto the SD bus and its corresponding response is received without CRC error. 0: Otherwise 1: Command with/without response is finished successfully without CRC error.

A0130044 <u>SDC DATSTA</u> SD Memory Card Controller Data Status Register 00000000																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															DATT O	BLKD ONE
Type															RC	RC
Reset															0	0

**Overview:** The register contains the status of SD controller during data transfer on DAT line(s) when the SD controller is configured as the host of SD memory card. The register can be used as an interrupt source. The register is cleared when being read. Meanwhile, if the interrupt is enabled and thus interrupt caused by the register is generated, reading the register will de-assert the interrupt.

Bit(s)	Mnemonic	Name	Description
9:2	DATCRCER	DATCRCERR	<b>CRC error on DAT detected</b> '1' indicates that the SD controller detects a CRC error for bit n after

Bit(s)	Mnemonic	Name	Description
1	DATTO	DATTO	<p>reading a block of data from the DAT line or SD signals a CRC error after writing a block of data to the DAT line.</p> <p>0: Otherwise 1: SD controller detects a CRC error after reading a block of data from the DAT line or SD signals a CRC error after writing a block of data to the DAT line.</p> <p><i>Note: n is 7 ~ 1 for 8-bits mode. Each bit is read and cleared individually.</i></p>
0	BLKDONE	BLKDONE	<p><b>Time-out on DAT detected</b></p> <p>A '1' indicates that the SD controller detects a time-out condition while waiting for data token on the DAT line.</p> <p>0: Otherwise 1: SD controller detects a time-out condition while waiting for data token on the DAT line.</p> <p><b>Indicates the status of data block transfer</b></p> <p>0: Otherwise 1: A data block is successfully transferred.</p>

A0130048 SDC_CSTA SD Memory Card Status Register																00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name	CSTA [31:0][31:16]																RC		
Type	RC																		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name	CSTA [31:0][15:0]																RC		
Type	RC																		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

**Overview:** After commands with R1 and R1b respond this register containing the status of the SD card, it will be used as a response interrupt source. In all register fields, logic high indicates error, and logic low indicates no error. The register is cleared when being read. Meanwhile, if the interrupt is enabled and thus interrupt caused by the register is generated, reading the register will de-assert the interrupt.

Bit(s)	Mnemonic	Name	Description
31:0	CSTA [31:0]	CSTA_31_0	<p>CSTA31: OUT_OF_RANGE. The command's argument is out of the allowed range for this card.</p> <p>CSTA30: ADDRESS_ERROR. A misaligned address that does not match the block length is used in the command.</p> <p>CSTA29: BLOCK_LEN_ERROR. The transferred block length is not allowed for this card, or the number of transferred bytes does not match the block length.</p> <p>CSTA28: ERASE_SEQ_ERROR. An error in the sequence of erase commands occurs.</p> <p>CSTA27: ERASE_PARAM. An invalid selection of write-blocks for erase occurs.</p> <p>CSTA26: WP_VIOLATION. Attempt to program a write-protected block.</p> <p>CSTA25: Reserved. Return to 0.</p> <p>CSTA24: LOCK_UNLOCK_FAILED. Set when a sequence or password error is detected in lock/unlock card command or if there is an attempt to access a locked card.</p> <p>CSTA23: COM_CRC_ERROR. The CRC check of the previous</p>

command fails.

- CSTA22: ILLEGAL\_COMMAND. Command not legal for the card state.
- CSTA21: CARD\_ECC\_FAILED. Card internal ECC is applied but fails to correct the data.
- CSTA20: CC\_ERROR. Internal card controller error.
- CSTA19: ERROR. A general or unknown error occurs during the operation.
- CSTA18: UNDERRUN. The card cannot sustain data transfer in stream read mode.
- CSTA17: OVERRUN. The card cannot sustain data programming in stream write mode.
- CSTA16: CID/CSD\_OVERWRITE. It can be either one of the following errors: 1) The CID register has been already written and cannot be overwritten; 2) The read-only section of the CSD does not match the card; 3) An attempt to reverse the copy (set as the original) or permanent WP (unprotected) bits is made.
- CSTA[15: 4]: Reserved. Return to 0.
- CSTA3: AKE\_SEQ\_ERROR. Error in the sequence of authentication process
- CSTA[2: 0]: Reserved. Return to 0.

**A013004C SDC\_IRQMASK0 SD Memory Card IRQ Mask Register 0 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	IRQMASK [31:0][31:16]															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	IRQMASK [31:0][15:0]															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview:** The register contains parts of SD memory card interrupt mask register. See the register descriptions of register SDC\_IRQMASK1 for reference. The register masks interrupt sources from register SDC\_CMDSTA and SDC\_DATSTA. IRQMASK[3:0] is for SDC\_CMDSTA, and IRQMASK[18:16] for SDC\_DATSTA. Note that IRQMASK[18] masks SDC\_DATSTA[9:2] together. '1' in some bits of the register masks the corresponding interrupt source with the same bit position. For example, if IRQMASK[0] is 1, then the interrupt source from register field CMDRDY of register SDC\_CMDSTA will be masked. '0' in some bits does not cause interrupt mask on the corresponding interrupt source from registers SDC\_CMDSTA and SDC\_DATSTA.

Bit(s)	Mnemonic	Name	Description
31:0	IRQMASK [31:0]	IRQMASK_31_0	

**A0130050 SDC\_IRQMASK1 SD Memory Card IRQ Mask Register 1 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	IRQMASK [63:32][31:16]															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Name	IRQMASK [63:32][15:0]															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview:** The register contains parts of SD memory card interrupt mask register. Registers SDC\_IRQMASK1 and SDC\_IRQMASK0 compose the SD memory card interrupt mask register. The register masks interrupt sources from register SDC\_CSTA. '1' in some bits of the register masks the corresponding interrupt source with the same bit position. For example, if IRQMASK[63] is 1, then the interrupt source from register field OUT\_OF\_RANGE of register SDC\_CSTA will be masked. '0' in some bits does not cause interrupt mask on the corresponding interrupt source from register SDC\_CSTA.

Bit(s)	Mnemonic	Name	Description
31:0	IRQMASK [63:32]	IRQMASK_63_32	

A0130054 SDIO_CFG SDIO Configuration Register																00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
<b>Name</b>																			
<b>Type</b>																			
<b>Reset</b>																			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
<b>Name</b>											DISSEL		INTCSEL	DSBSEL		INTEN			
<b>Type</b>											RW		RW	RW		RW			
<b>Reset</b>											0		0	0		0			

**Overview:** The register is used to configure functions for SDIO.

Bit(s)	Mnemonic	Name	Description
5	DISSEL	DISSEL	<b>Selects data block interrupt source</b> 0: The host detects SDIO interrupt during interrupt period between two data blocks of multiple block data access. 1: The host ignores SDIO interrupt during interrupt period between two data blocks of multiple block data access.
3	INTCSEL	INTCSEL	<b>Selects interrupt control</b> 0: The host detects DAT1 low as SDIO interrupt. 1: The host detects DAT3/DAT2/DAT1/DAT0 4'b1101 as SDIO interrupt.
2	DSBSEL	DSBSEL	<b>Selects data block start bit</b> 0: Use data line 0 as start bit of data block. Other data lines are ignored. 1: Start bit of a data block is received only when all data line 0-3 become low.
0	INTEN	INTEN	<b>Enables interrupt for SDIO</b> 0: Disable 1: Enable

A0130058 SDIO_STA SDIO Status Register																00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			

Name																				
Type																				
Reset																				
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
Name																	IRQ			
Type																	RO			
Reset																	0			

**Overview:** This register is used to identify if there is SDIO interrupt during the interrupt period on data line.

Bit(s)	Mnemonic	Name	Description
0	IRQ	IRQ	<b>SDIO interrupt exists on the data line.</b> For example, when in the interrupt period or the 1-bit data line mode and DAT1/5 goes low from high, this bit will become 1 from 0. If DAT1/5 goes high from low, this bit will become 0 from 1. 0: There is no SDIO interrupt existing on the data line. 1: There is SDIO interrupt existing on the data line.

**A0130080 CLK\_RED CLK Latch Configuration Register 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name			CMD_RED																
Type			RW																
Reset			0																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name			DAT_RED																
Type			RW																
Reset			0																

**Overview:** The register is used to configure the MSDC sample data/response clock. Note that only when MSDC\_IOCON[19] = 1 will the host latch response; otherwise MSDC FSM will handle the response from PAD directly.

Bit(s)	Mnemonic	Name	Description
29	CMD_RED	CMD_RED	<b>Determines the command response from card output is latched at falling edge or rising edge of internal clock</b> Only effective when CLK_LATCH = 1 0: Internal clock rising edge to latch response 1: Internal clock falling edge to latch response
13	DAT_RED	DAT_RED	<b>Determines the input data from card output is latched at falling edge or rising edge of internal sample clock</b> Only effective when CLK_LATCH = 1 0: Internal clock rising edge to latch data 1: Internal clock falling edge to latch data
7	CLKPAD_R	CLKPAD_RED	<b>Determines the input data from card is latched at falling edge or rising edge of the feedback clock from pad</b> The suggested setting is 0 when SD serial clock is lower than 25MHz. The suggestion setting is 1 when SD serial clock is higher than 25MHz. The suggestion setting is 0 for MMC card no matter the serial clock rate is high speed or default speed. Only effective when CLK_LATCH = 0.

Bit(s)	Mnemonic	Name	Description
6	CLK_LATCH	CLK_LATCH	0: Internal feedback clock rising edge to latch data/response 1: Internal feedback clock falling edge to latch data/response <b>Determines which clock to latch data from card</b> The suggested setting is 1 if SCLKF in register field MSDC_CFG is 0x0. Otherwise, the suggested setting is 0. 0: Internal feedback clock is used to latch data/response from card. 1: Internal clock is used to latch data/response from card.

A0130098 DAT\_CHECKSUM MSDC Rx Data Checksum Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>DAT_CHECKSUM[31:16]</b>																
<b>RW</b>																
<b>Reset</b>																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>DAT_CHECKSUM[15:0]</b>																
<b>RW</b>																
<b>Reset</b>																

**Overview:** The register is used to compute the checksum value of Rx read data

Bit(s)	Mnemonic	Name	Description
31:0	DAT_CHEC KSUM	DAT_CHECKSUM	The checksum algorithm is 32-bit XOR.

## 3.17 SD Memory Card Controller (SDMC1)

### 3.17.1 Introduction

The controller fully supports the SD memory card bus protocol as defined in SD Memory Card Specification Part 1 Physical Layer Specification version 2.0.

Furthermore, the controller also partially supports the SDIO card specification version 2.0. However, the controller can only be configured as the host of the SD memory card. Hereafter, the controller is also abbreviated as the SD controller. The following are the main features of the controller.

- Interface with MCU by APB bus
- 16/32-bit access on APB bus
- 16/32-bit access for control registers
- 32-bit access for FIFO
- Built-in 32 bytes FIFO buffers for transmit and receive, FIFO is shared for transmit and receive
- Built-in CRC circuit
- CRC generation can be disabled
- DMA supported
- Interrupt capabilities

- Data rate up to 48 Mbps in serial mode, 48x4 Mbps in parallel model, the module is targeted at 48 MHz operating clock
- Serial clock rate on SD bus is programmable
- Card detection capabilities during sleep mode
- Controllability of power for memory card
- Does not support SPI mode for SD memory card
- Does not support multiple SD memory cards

### 3.17.2 Overview

#### 3.17.2.1 Pin Assignment

The following lists pins required for the SD memory card. Table 51 shows how the pins are shared. Note that all I/O pads have embedded both pull-up and pull-down resistors because they are shared by the SD memory card. The pull-down resistors for these pins can be used for power saving. If optimal pull-up or pull-down resistors are required on the system board, all embedded pull-up and pull-down resistors can be disabled by programming the corresponding control registers. The VDDPD pin is used for power saving. Power for the SD memory card can be shut down by programming the corresponding control register. The WP (Write Protection) pin is used to detect the status of the Write Protection Switch on the SD memory card.

*Table 52: Sharing of pins for SD memory card controller*

No.	Name	Type	MMC	SD	Description
1	SD_CLK	O	CLK	CLK	Clock
2	SD_DAT3	I/O/PP	-	CD/DAT3	Data Line [Bit 3]
3	SD_DAT0	I/O/PP	DAT0	DAT0	Data Line [Bit 0]
4	SD_DAT1	I/O/PP	-	DAT1	Data Line [Bit 1]
5	SD_DAT2	I/O/PP	-	DAT2	Data Line [Bit 2]
6	SD_CMD	I/O/PP	CMD	CMD	Command Or Bus State
7	SD_PWRON	O	-	-	VDD ON/OFF
8	SD_WP	I		-	Write Protection Switch in SD
9	SD_INS	I	VSS2	VSS2	Card Detection

#### 3.17.2.2 Card Detection

For SD memory card, detection of card insertion/removal by hardware is supported, and a dedicated pin "INS" is used to perform card insertion and removal for SD. The pin "INS" will be connected to the pin "VSS2" of a SD connector (see Figure 47).




Figure 47. Card detection for SD memory card




Figure 48. Card detection for SD memory card (Scheme 2)

### 3.17.3 Register Definition

Module name: MSDC1 base address: (+A0270000h)

Address	Name	Width	Register function
A0270000	<u>MSDC_CFG</u>	32	<b>SD memory card controller configuration register</b> For general configuration of the SD controller. Note: MSDC_CFG[31:16] can be accessed by 16-bit APB bus access.
A0270004	<u>MSDC_STA</u>	32	<b>SD memory card controller status register</b> Contains the status of FIFO, interrupts and data

Address	Name	Width	Register function
			requests.
A0270008	<b><u>MSDC_INT</u></b>	32	<b>SD memory card controller interrupt register</b> Contains the status of interrupts. Note that the register still shows the status of interrupt even though the interrupt is disabled, that is, register bit INTEN of register MSDC_CFG is set to 0. It implies that software interrupt can be implemented by polling register bit INT of register MSDC_STA and this register. However, if hardware interrupt is desired, be sure to clear the register before setting up register bit INTEN of register MSDC_CFG to 1, or undesired hardware interrupt arisen from the previous interrupt status may take place.
A027000C	<b><u>MSDC_PS</u></b>	32	<b>SD memory card pin status register</b> Used for card detection. When the memory card controller and system are powered on, the power for the memory card will still be off unless the power is supplied by the PMIC. Meanwhile, the pad for card detection defaults to pull down when the system is powered on. The scheme of card detection for MS is the same as that for SD. For detecting card insertion, first pull up the INS pin and then enable card detection and the input pin at the same time. After 32 cycles of controller clock, the status of pin changes will emerge. To detect card removal, simply keep enabling card detection and the input pin.
A0270010	<b><u>MSDC_DAT</u></b>	32	<b>SD memory card controller data register</b> Reads/Writes data from/to FIFO inside SD controller. Data access unit: 32 bits
A0270014	<b><u>MSDC_IOCON</u></b>	32	<b>SD memory card controller IO control register</b> Specifies output driving capability and slew rate of IO pads for MSDC. The reset value is suggested setting. If the output driving capability of pins DAT0, DAT1, DAT2 and DAT3 is too large, it is possible to arise ground bounce and thus result in glitch on SCLK. The actual driving current will depend on the PAD type selected for the chip.
A0270018	<b><u>MSDC_IOCON1</u></b>	32	<b>SD memory card controller IO control register 1</b>
A0270020	<b><u>SDC_CFG</u></b>	32	<b>SD memory card controller configuration register</b> Configures the SD memory card controller when it is configured as the host of SD. The register is used to configure the SD memory card controller when it is configured as the host of SD memory card. If the controller is configured as the host of memory stick, the contents of the register will have no impact on the operation of the controller. <i>Note: SDC_CFG[31:16] can be accessed by 16-bit APB bus access.</i>
A0270024	<b><u>SDC_CMD</u></b>	32	<b>SD memory card controller command register</b> Defines a SD memory card command and its attribute.

Address	Name	Width	Register function
			Before the SD controller issues a transaction onto the SD bus, application shall specify other relative settings such as argument for command. After application writes the register, the SD controller will issue the corresponding transaction onto SD serial bus. If the command is GO_IDLE_STATE, the controller will have serial clock on SD bus run 128 cycles before issuing the command.
A0270028	<b><u>SDC_ARG</u></b>	32	<b>SD memory card controller argument register</b> Contains argument of the SD memory card command.
A027002C	<b><u>SDC_STA</u></b>	32	<b>SD memory card controller status register</b> Contains various statuses of SD controller as the controller is configured as the host of SD memory card.
A0270030	<b><u>SDC_RESP0</u></b>	32	<b>SD memory card controller response register 0</b> Contains parts of the last SD memory card bus response. See descriptions of register field SDC_RESP3.
A0270034	<b><u>SDC_RESP1</u></b>	32	<b>SD memory card controller response register 1</b> Contains parts of the last SD memory card bus response. See descriptions of register field SDC_RESP3.
A0270038	<b><u>SDC_RESP2</u></b>	32	<b>SD memory card controller response register 2</b> Contains parts of the last SD memory card bus response. See descriptions of register field SDC_RESP3.
A027003C	<b><u>SDC_RESP3</u></b>	32	<b>SD memory card controller response register 3</b> Contains parts of the last SD memory card bus response. Register fields SDC_RESP0, SDC_RESP1, SDC_RESP2 and SDC_RESP3 compose the last SD memory card bus response. For response of type R2, that is, response of the command ALL_SEND_CID, SEND_CSD and SEND_CID, only bit 127 to 0 of the response token are stored in register field SDC_RESP0, SDC_RESP1, SDC_RESP2 and SDC_RESP3. For responses of other types, only bit 39 to 8 of the response token are stored in register field SDC_RESP0.
A0270040	<b><u>SDC_CMDSTA</u></b>	32	<b>SD memory card controller command status register</b> Contains the status of SD controller during command execution and that of SD bus protocol after command execution when the SD controller is configured as the host of SD memory card. The register will also be used as the interrupt source. The register is cleared when being read. Meanwhile, if interrupt is enabled and thus interrupt caused by the register is generated, reading the register will de-assert the interrupt.
A0270044	<b><u>SDC_DATSTA</u></b>	32	<b>SD memory card controller data status register</b> Contains the status of SD controller during data transfer on DAT line(s) when the SD controller is configured as

Address	Name	Width	Register function
			the host of SD memory card. The register is also used as the interrupt source. The register is cleared when being read. Meanwhile, if interrupt is enabled and thus interrupt caused by the register is generated, reading the register will de-assert the interrupt.
A0270048	<b><u>SDC_CSTA</u></b>	32	<b>SD memory card status register</b> After commands with R1 and R1b response this register containing the status of the SD card, it will be used as the response interrupt source. In all register fields, logic high indicates error, and logic low indicates there is no error. The register is cleared when being read. Meanwhile, if interrupt is enabled and thus interrupt caused by the register is generated, reading the register will de-assert the interrupt.
A027004C	<b><u>SDC_IRQMASK0</u></b>	32	<b>SD memory card IRQ mask register 0</b> Contains parts of SD memory card interrupt mask register. See the descriptions of register SDC_IRQMASK1 for reference. The register masks interrupt sources from register SDC_CMDSTA and SDC_DATSTA. IRQMASK[3:0] is for SDC_CMDSTA, and IRQMASK[18:16] for SDC_DATSTA. Note that IRQMASK[18] masks SDC_DATSTA[9:2] together. '1' in some bits of the register masks the corresponding interrupt source with the same bit position. For example, if IRQMASK[0] is 1, then the interrupt source from register field CMDRDY of register SDC_CMDSTA will be masked. '0' in some bits does not cause interrupt mask on the corresponding interrupt source from register SDC_CMDSTA and SDC_DATSTA.
A0270050	<b><u>SDC_IRQMASK1</u></b>	32	<b>SD memory card IRQ mask register 1</b> Contains parts of SD memory card interrupt mask register. Registers SDC_IRQMASK1 and SDC_IRQMASK0 compose the SD memory card interrupt mask register. The register masks interrupt sources from register SDC_CSTA. '1' in some bits of the register masks the corresponding interrupt source with the same bit position. For example, if IRQMASK[63] is 1, then interrupt source from register field OUT_OF_RANGE of register SDC_CSTA will be masked. '0' in some bit does not cause interrupt mask on the corresponding interrupt source from register SDC_CSTA.
A0270054	<b><u>SDIO_CFG</u></b>	32	<b>SDIO configuration register</b> Configures functions for SDIO.
A0270058	<b><u>SDIO_STA</u></b>	32	<b>SDIO status register</b> Identifies if there is SDIO interrupt during the interrupt period on data line.
A0270080	<b><u>CLK_RED</u></b>	32	<b>CLK latch configuration register</b> Configures the MSDC sample data/response clock. <i>Note: When MSDC_IOCON[19] = 1, the host will latch response; otherwise MSDC FSM will handle the</i>

Address	Name	Width	Register function
			<i>response from PAD directly.</i>
A0270098	<b>DAT_CHECKSUM</b>	32	<b>MSDC Rx data checksum register</b> Competes the checksum value of Rx read data

 A0270000 **MSDC\_CFG** SD Memory Card Controller Configuration Register 04000020 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>					<b>FIFOTHD</b>					VDDP	RCDE	DIRQE	PINEN	DMAE	INTEN	
<b>Type</b>					RW					D	N	N		N		
<b>Reset</b>					0	1	0	0		0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>SCLKF</b>								SCLK	CRED	STDB	CLKSRC	NOCCR	RST	MSDC	
<b>Type</b>	RW								RW	RW	RW	RW	RW	W1C	RW	
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0

**Overview:** For general configuration of the SD controller. Note that MSDC\_CFG[31:16] can be accessed by 16-bit APB bus access.

Bit(s)	Mnemonic	Name	Description
27:24	<b>FIFOTHD</b>	FIFOTHD	<b>FIFO threshold</b> The register field determines when to issue a DMA request. For write transactions, DMA requests will be asserted if the number of free entries in FIFO are bigger than or equal to the value in the register field. For read transactions, DMA requests will be asserted if the number of valid entries in FIFO are bigger than or equal to the value in the register field. The register field must be set according to the setting of data transfer count in DMA burst mode. If single mode for DMA transfer is used, the register field shall be set to 0b0001. 0000: Invalid 0001: Threshold value is 1. 0010: Threshold value is 2. 0011~0111: ... 1000: Threshold value is 8. Others: Invalid
21	<b>VDDPD</b>	VDDPD	<b>Controls output pin VDDPD used for power saving</b> Output pin VDDPD controls the power for memory card. 0: Output pin VDDPD outputs logic low. The power for memory card will be turned off. 1: Output pin VDDPD outputs logic high. The power for memory card will be turned on.
20	<b>RCDEN</b>	RCDEN	<b>Controls output pin RCDEN used for card identification process when the controller is for SD memory card</b> Its output controls the pull-down resistor on the system board to connect to or disconnect from signal CD/DAT3. 0: The output pin RCDEN outputs logic low. 1: The output pin RCDEN outputs logic high.
19	<b>DIRQEN</b>	DIRQEN	<b>Enables data request interrupt</b> The register bit is used to control if data request is used as an interrupt source. 0: Data request is not used as an interrupt source. 1: Data request is used as an interrupt source.

Bit(s)	Mnemonic	Name	Description
18	PINEN	PINEN	<p><b>Enables pin interrupt</b></p> <p>The register bit is used to control if the pin for card detection is used as an interrupt source.</p> <p>0: The pin for card detection is not used as an interrupt source. 1: The pin for card detection is used as an interrupt source.</p>
17	DMAEN	DMAEN	<p><b>Enables DMA</b></p> <p><i>Note: If DMA capability is disabled, the application software must poll the status of register MSDC_STA to check on any data transfer request. If DMA is desired, the register bit must be set up before command register is written.</i></p> <p>0: DMA request induced by various conditions is disabled, no matter the controller is configured as the host of either SD memory card or memory stick. 1: DMA request induced by various conditions is enabled, no matter the controller is configured as the host of either SD memory card or memory stick.</p>
16	INTEN	INTEN	<p><b>Enables interrupt</b></p> <p><i>Note: If interrupt capability is disabled, the application software must poll the status of register MSDC_STA to check on any interrupt request.</i></p> <p>0: Interrupt induced by various conditions is disabled, no matter the controller is configured as the host of either SD memory card or memory stick. 1: Interrupt induced by various conditions is enabled, no matter the controller is configured as the host of either SD memory card or memory stick.</p>
15:8	SCLKF	SCLKF	<p><b>Controls clock frequency of serial clock on SD bus and denotes clock frequency of SD bus serial clock as fslave and clock frequency of the SD controller as fhost which is 98.3 or 96.2 MHz</b></p> <p><i>Note: The allowed maximum frequency of fslave is 49.15MHz.</i></p> <p>While changing the clock rate, "1T clock period before change + 1T clock period after change" is required for HW signal to re-synchronize.</p> <p>0000000b: fslave = <math>(1/2) * fhost</math>      00000001b: fslave = <math>[1/(4*1)] * fhost</math>      00000010b: fslave = <math>[1/(4*2)] * fhost</math>      00000011b: fslave = <math>[1/(4*3)] * fhost</math>      00000100b~11111110b: ...      11111111b: fslave = <math>[1/(4*255)] * fhost</math></p>
7	SCLKON	SCLKON	<p><b>Serial clock always on</b></p> <p>For debugging. 0: Serial clock not always on 1: Serial clock always on</p>
6	CRED	CRED	<p><b>Rising edge data</b></p> <p>The register bit is used to determine the serial data input is latched at the falling edge or rising edge of the serial clock. The default setting is at the rising edge. If the serial data have bad timing, set the register bit to 1. When the memory card has bad timing on returned read data, set the register bit to 1.</p> <p>0: Serial data input is latched at the rising edge of serial clock. 1: Serial data input is latched at the falling edge of serial clock.</p>
5	STDBY	STDBY	<p><b>Standby mode</b></p> <p>If the module is powered down, operating clock to the module will be stopped. At the same time, the clock to card detection circuitry will also be stopped. If detection on memory card insertion and removal</p>

Bit(s)	Mnemonic	Name	Description
4:3	CLKSRC	CLKSRC	<p>is desired, write 1 to the register bit. If interrupt for detection on memory card insertion and removal is enabled, the interrupt will take place whenever the memory is inserted or removed.</p> <p>0: Standby mode is disabled. 1: Standby mode is enabled.</p> <p><b>Specifies which clock is used as source clock of memory card</b></p> <p>00 : MPLL/5.5MHz clock 01 : MPLL/7MHz clock 10 : MPLL/8MHz clock 11 : MPLL/10MHz clock</p> <p>For phone</p> <p>00 : 94.5MHz clock Need to keep BT_APP_DIV_EN= 1'b0 in CLK_CONDA[15]. 01 : 74.3MHz clock</p> <p>NOTE: Need to set POWERFUL_DIV_EN1 = 1'b1 first in CLK_CONDA[10].</p> <p>10 : 65MHz clock 11 : Forbidden</p> <p>For BT app.</p> <p>00 : Forbidden 01 : 89.1MHz clock NOTE: Need to set POWERFUL_DIV_EN1 = 1'b1 first in CLK_CONDA[10].</p> <p>10 78MHz clock 11 : 62.4MHz clock NOTE: Need to set POWERFUL_DIV_EN2 = 1'b1 first in CLK_CONDA[9].</p>
2	NOCRC	NOCRC	<p><b>Disable CRC</b></p> <p>'1' indicates data transfer without CRC is desired. For write data block, the data are transmitted without CRC. For read data block, CRC will not be checked. For testing purpose.</p> <p>0: Data transfer with CRC is desired. 1: Data transfer without CRC is desired.</p>
1	RST	RST	<p><b>Software reset</b></p> <p>Writing 1 to the register bit will cause internal synchronous reset of SD controller but will not reset register settings, RST should only be set when RST equal to 0.</p> <p>0: Read 0 stands for the reset process is finished. 1: Write 1 to reset SD controller.</p>
0	MSDC	MSDC	<p><b>Configures the controller as SD memory card mode</b></p> <p>CLK/CMD/DAT line is pulled low when SD memory card mode is disable.</p> <p>0: Disable SD memory card 1: Enable SD memory card</p>

A0270004 MSDC_STA SD Memory Card Controller Status Register															00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name	BUSY	FIFOC_LR							FIFOCNT				INT	DRQ	BE	BF		
Type	R	W1C							RO				RO	RO	RO	RO		
Reset	0	0							0	0	0	0	0	0	0	0		

**Overview:** The register contains the status of FIFO, interrupts and data requests.

Bit(s)	Mnemonic	Name	Description
15	<b>BUSY</b>	BUSY	<b>Status of the controller</b> If the controller is in busy state, the register bit will be 1; otherwise 0. 0: The controller is in busy state. 1: The controller is in idle state.
14	<b>FIFOCLR</b>	FIFOCLR	<b>Clears FIFO</b> <b>Writing 1 to the register bit will cause the content of FIFO clear and reset the status of FIFO controller.</b> 0: Read 0 stands for the FIFO clear process is finished. 1: Write 1 to clear the content of FIFO clear and reset the status of FIFO controller.
7:4	<b>FIFOCNT</b>	FIFOCNT	<b>FIFO count</b> The register field shows how many valid entries are there in FIFO. 0000: 0 valid entry in FIFO 0001: 1 valid entry in FIFO 0010: 2 valid entries in FIFO 0011~0111: ... 1000: 8 valid entries in FIFO
3	<b>INT</b>	INT	<b>Indicates if there is any interrupt existing</b> When there is interrupt existing, the register bit will still be active even if register bit INTEN in register MSDC_CFG is disabled. The SD controller can interrupt MCU by issuing interrupt request to the interrupt controller, or the software/application will poll the register endlessly to check if there is any interrupt request existing in the SD controller. When register bit INTEN in register MSDC_CFG is disabled, the second method is used. For read commands, it is possible that time-out error takes place. The software can read the status register to check if the time-out error takes place without OS time tick support or data request asserted. <i>Note: The register bit will be cleared when register MSDC_INT is read.</i> 0: No interrupt request existing. 1: Interrupt request exists.
2	<b>DRQ</b>	DRQ	<b>Indicates if any data transfer is required</b> When a data transfer is required, the register bit will still be active even if register bit DIRQEN in register MSDC_CFG is disabled. Data transfer can be achieved by DMA channel alleviating MCU loading, or by polling the register bit to check if any data transfer is requested. When register bit DIRQEN in register MSDC_CFG is disabled, the second method is used. 0: No DMA request existing. 1: DMA request exists.
1	<b>BE</b>	BE	<b>Indicates if FIFO in SD controller is empty</b> 0: FIFO in SD controller is not empty. 1: FIFO in SD controller is empty.
0	<b>BF</b>	BF	<b>Indicates if FIFO in SD controller is full</b> 0: FIFO in SD controller is not full. 1: FIFO in SD controller is full.

A0270008 <u>MSDC_INT</u> SD Memory Card Controller Interrupt Register 00000000																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																

Type																			
Reset																			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name									SDIOI RQ	SDR1 BIRQ		SDMC IRQ	SDDA TIRQ	SDCM DIRQ	PINIR Q		DIRQ		
Type									RC	RC		RC	RC	RC	RC		RC		
Reset									0	0		0	0	0	0		0		

**Overview:** The register contains the status of interrupts. Note that the register still show status of interrupt even though interrupt is disabled, that is, register bit INTEN of register MSDC\_CFG is set to 0. It implies that software interrupt can be implemented by polling register bit INT of register MSDC\_STA and this register. However, if hardware interrupt is desired, be sure to clear the register before setting register bit INTEN of register MSDC\_CFG to 1, or undesired hardware interrupt arisen from the previous interrupt status may take place.

Bit(s)	Mnemonic	Name	Description
7	<b>SDIOIRQ</b>	SDIOIRQ	<b>SDIO interrupt</b> The register bit indicates if there is any interrupt for SDIO existing. Whenever an interrupt for SDIO exists, the register bit will be set to 1 if the interrupt is enabled. It will be reset when the register is read. 0: No SDIO interrupt 1: Interrupt for SDIO exists.
6	<b>SDR1BIRQ</b>	SDR1BIRQ	<b>SD R1b response interrupt</b> The register bit will be active when a SD command with R1b response is finished and the DAT0 line is transited from busy to idle state. Single block write commands with R1b response will cause interrupt when the command is completed either successfully or with CRC error. However, multi-block write commands with R1b response do not cause interrupt because multi-block write commands are always stopped by STOP_TRANS commands. STOP_TRANS commands (with R1b response) behind multi-block write commands will cause interrupt. Single block read command with R1b response will cause interrupt when the command is completed, but multi-block read commands do not. <i>Note: STOP_TRANS commands (with R1b response) behind multi-block read commands will cause interrupt.</i> 0: No interrupt for SD R1b response. 1: Interrupt for SD R1b response exists.
4	<b>SDMCIRQ</b>	SDMCIRQ	<b>SD memory card interrupt</b> The register bit indicates if there is any interrupt for SD memory card existing. Whenever an interrupt for SD memory card exists, i.e. any bit in register SDC_CSTA is active, the register bit will be set to 1 if interrupt is enabled. It will be reset when the register is read. <i>Note: This bit will not trigger MSDC hardware interrupt.</i> 0: No SD memory card interrupt 1: SD memory card interrupt exists.
3	<b>SDDATIRQ</b>	SDDATIRQ	<b>SD bus DAT interrupt</b> The register bit indicates if there is any interrupt for SD DAT line existing. Whenever interrupt for SD DAT line exists, i.e. any bit in register SDC_DATSTA is active, the register bit will be set to 1 if interrupt is enabled. It will be reset when the register is read. 0: No SD DAT line interrupt 1: SD DAT line interrupt exists.
2	<b>SDCMDIRQ</b>	SDCMDIRQ	<b>SD bus CMD interrupt</b> The register bit indicates if there is any interrupt for SD CMD line existing. Whenever interrupt for SD CMD line exists, i.e. any bit in the register SDC_CMDSTA is active, the register bit will be set to 1 if

Bit(s)	Mnemonic	Name	Description
1	PINIRQ	PINIRQ	<p>interrupt is enabled. It will be reset when the register is read.</p> <p>0: No SD CMD line interrupt 1: SD CMD line interrupt exists.</p> <p><b>Pin change interrupt</b></p> <p>The register bit indicates if there is any interrupt for memory card insertion/removal existing. Whenever the memory card is inserted or removed and card detection interrupt is enabled, i.e. register bit PINEN in register MSDC_CFG is set to 1, the register bit will be set to 1. It will be reset when the register is read.</p> <p>0: Otherwise 1: Card is inserted or removed.</p>
0	DIRQ	DIRQ	<p><b>Data request interrupt</b></p> <p>The register bit indicates if there is any interrupt for data request existing. Whenever data request exists and data request as an interrupt source is enabled, i.e. register bit DIRQEN in register MSDC_CFG is set to 1, the register bit will be active. It will be reset when being read. For software, data requests can be recognized by polling register bit DRQ or by data request interrupt. Data request interrupts will be generated every FIFOHD data transfers.</p> <p>0: No data request interrupt 1: Data request interrupt occurs.</p>

A027000C MSDC_PS SD Memory Card Pin Status Register 00000008																					
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16					
<b>Name</b>								<b>CMD</b>	<b>DAT</b>												
<b>Type</b>								<b>RO</b>	<b>RO</b>												
<b>Reset</b>								0	0	0	0	0	0	0	0	0	0	0	0	0	
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
<b>Name</b>	<b>CDDEBOUNCE</b>															<b>PINCHG</b>	<b>PINO</b>	<b>POEN0</b>	<b>PIENO</b>	<b>CDEN</b>	
<b>Type</b>	RW															RC	RO	RW	RW	RW	
<b>Reset</b>	0	0	0	0									0	1	0	0	0	0	0	0	0

**Overview:** The register is used for card detection. When the memory card controller and system are powered on, the power for the memory card will still be off unless the power is supplied by the PMIC. Meanwhile, the pad for card detection defaults to pull-down when the system is powered on. The scheme of card detection for MS is the same as that for SD. To detect card insertion, first pull up the INS pin and then enable card detection and the input pin at the same time. After 32 cycles of controller clock, the status of pin changes will emerge. To detect card removal, simply keep enabling card detection and the input pin.

Bit(s)	Mnemonic	Name	Description
24	CMD	CMD	<b>Memory card/SDIO card/MMC card command lines</b>
23:16	DAT	DAT	<b>Memory card/SDIO card/MMC card data lines</b>
15:12	CDDEBOUNCE	CDDEBOUNCE	<b>Specifies the time interval for card detection de-bounce</b>
	CE		Default value: 0. It means the de-bounce interval is 32-cycle time at 32kHz. The interval can extend one cycle time at 32kHz by increasing the counter by 1.
4	PINCHG	PINCHG	<p><b>Pin change</b></p> <p>The register bit indicates the status of card insertion/removal. If the memory card is inserted or removed, the register bit will be set to 1 no matter pin change interrupt is enabled or not. It will be cleared when</p>

Bit(s)	Mnemonic	Name	Description
			the register is read. 0: Otherwise 1: Card is inserted or removed.
3	<b>PIN0</b>	PIN0	<b>Shows the value of input pin for card detection</b> 0: The value of input pin for card detection is logic low. 1: The value of input pin for card detection is logic high.
2	<b>POEN0</b>	POEN0	<b>Controls output of input pin for card detection</b> 0: Output of input pin for card detection is disabled. 1: Output of input pin for card detection is enabled.
1	<b>PIEN0</b>	PIEN0	<b>Controls input pin for card detection</b> 0: Input pin for card detection is disabled. 1: Input pin for card detection is enabled.
0	<b>CDEN</b>	CDEN	<b>Enables card detection</b> The register bit is used to enable or disable card detection. 0: Card detection is disabled. 1: Card detection is enabled.

 A0270010 MSDC DAT SD Memory Card Controller Data Register 00000000 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>DATA[31:16]</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>DATA[15:0]</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview:** The register is used to read/write data from/to FIFO inside the SD controller. Data access unit: 32 bits.

Bit(s)	Mnemonic	Name	Description
31:0	<b>DATA</b>	DATA	<b>Reads/Writes data from/to FIFO inside SD controller</b> Data access unit: 32 bits

 A0270014 MSDC IOCON SD Memory Card Controller IO Control Register 010000C3 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
<b>Name</b>	<b>SAMPLEDLY</b>																	
<b>Type</b>	RW																	
<b>Reset</b>	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
<b>Name</b>	<b>CMDRE</b>	<b>HIGH SPEED</b>																
<b>Type</b>	RW	DMABURST																
<b>Reset</b>	0	0	0	0	0	0	1	1	0	0	0	0	0	1	1	0		
<b>SAMP ON</b>	<b>SRCF G1</b>	<b>SRCF G0</b>	<b>ODCCFG1</b>								<b>ODCCFG0</b>							
<b>CRCDI S</b>			RW								RW							

**Overview:** The register specifies the output driving capability and slew rate of IO pads for MSDC. The reset value is suggested setting. If the output driving capability of pins DAT0, DAT1, DAT2 and DAT3 is too large, it is possible

to arise ground bounce and thus result in glitch on SCLK. The actual driving current depends on the PAD type selected for the chip.

Bit(s)	Mnemonic	Name	Description
25:24	<b>SAMPLEDL</b>	SAMPLEDLY	<b>Used for SW to select the turn-around delay cycle between write data end bit and CRC status for SD card</b> Y 00: 0-T delay 01: 1-T delay 10: 2-T delay 11: 3-T delay
23:22	<b>FIXDLY</b>	FIXDLY	<b>Used for SW to select the delay cycle after clock fix high for the host controller to SD card</b> 00: 0-T delay 01: 1-T delay 10: 2-T delay 11: 3-T delay
21	<b>SAMPON</b>	SAMPON	<b>Data sample enabling always on</b> The bit is suggested to be set to 1 when the feedback clock is used and to 0 when the multiple phase clock is used. 0: Data sample enabling not always on 1: Data sample enabling always on
20	<b>CRCDIS</b>	CRCDIS	<b>Switches off data CRC check for SD read data</b> 0: CRC check is on. 1: CRC check is off.
19	<b>CMDSEL</b>	CMDSEL	<b>Determines whether the host should delay 1-T to latch response from card</b> 0: Host latches response without 1-T delay 1: Host latches response with 1-T delay.
18:17	<b>INTLH</b>	INTLH	<b>Selects latch timing for SDIO multi-block read interrupt</b> 00: Host latches INT at the second backend clock after the end bit of the current data block from card is received. (Default) 01: Host latches INT at the first backend clock after the end bit of the current data block from card is received. 10: Host latches INT at the second backend clock after the end bit of the current data block from card is received. 11: Host latches INT at the third backend clock after the end bit of the current data block from card is received.
16	<b>DSW</b>	DSW	<b>Determines whether the host should latch data with 1-T delay or not</b> For SD card, this bit is suggested to be 0. For MSPRO cards, it is suggested to be 1. 0: Host latches the data with 1-T delay. 1: Host latches the data without 1-T delay.
15	<b>CMDRE</b>	CMDRE	<b>Determines whether the host should latch response token (sent from card on CMD line ) at rising edge or falling edge of serial clock</b> (T.B.D this bit is un-useful) 0: Host latches response at rising edge of serial clock. 1: Host latches response at falling edge of serial clock.
10	<b>HIGH_SPEE</b>	HIGH_SPEED	<b>For high-speed mode when internal sample clock is used</b> High-speed mode means the SD/MMC serial bus clock rate is bigger than 25MHz. The default speed mode means that the SD/MMC serial bus clock rate is bigger than 25MHz. 0: Default speed

Bit(s)	Mnemonic	Name	Description
9:8	<b>DMABURST</b>	DMABURST	1: High speed  <b>Used for SW to select burst type when data are transferred by DMA</b>  <i>Note: Only single mode can support non-4N bytes data transfer in read operation.</i> 00: Single mode 01: 4-beat incrementing burst 10: 8-beat incrementing burst 11: Reserved
7	<b>SRCFG1</b>	SRCFG1	<b>Output driving capability for pins DAT0, DAT1, DAT2 and DAT3</b> 0: Fast slew rate 1: Slow slew rate
6	<b>SRCFG0</b>	SRCFG0	<b>Output driving capability for pins CMD/BS and SCLK</b> 0: Fast slew rate 1: Slow slew rate
5:3	<b>ODCCFG1</b>	ODCCFG1	<b>Output driving capability for pins DAT0, DAT1, DAT2 and DAT3</b> 000: 4mA 001: 8mA 010: 12mA 011: 16mA
2:0	<b>ODCCFG0</b>	ODCCFG0	<b>Output driving capability for pins CMD/BS and SCLK</b> 000: 4mA 001: 8mA 010: 12mA 011: 16mA

A0270018 MSDC IOCON1 SD Memory Card Controller IO Control Register 1 00022022

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>														<b>PRCF_G_RS_T/WP</b>	<b>PRVAL_RST/WP</b>	
<b>Type</b>														RW	RW	
<b>Reset</b>														0	1	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>PRCF_G_CK</b>	<b>PRVAL_CK</b>			<b>PRCF_G_CM</b>	<b>PRVAL_CM</b>			<b>PRCF_G_DA</b>	<b>PRVAL_DA</b>			<b>PRCF_G_INS</b>	<b>PRVAL_INS</b>		
<b>Type</b>	RW	RW			RW	RW			RW	RW			RW	RW		
<b>Reset</b>	0	1	0		0	0	0		0	1	0		0	1	0	

Bit(s)	Mnemonic	Name	Description
18	<b>PRCFG_RS_T/WP</b>	PRCFG_RST_WP	<b>Pull-up/down register configuration for pin RST/WP</b> Default value: 0 0: Pull-up resistor in the I/O pad of pin WP is enabled. 1: Pull-down resistor in the I/O pad of pin WP is enabled.
17:16	<b>PRVAL_RST_WWP</b>	PRVAL_RST_WP	<b>Pull-up/down register value for pin RST/WP</b> Default value: 10 00: Pull-up/down resistor in the I/O pad of pin WP are all disabled. 01: Pull-up/down resistor in the I/O pad of pin WP value is 47k. 10: Pull-up/down resistor in the I/O pad of pin WP value is 47k. 11: Pull-up/down resistor in the I/O pad of pin WP value is 23.5k.

Bit(s)	Mnemonic	Name	Description
14	PRCFG_CK	PRCFG_CK	<b>Pull-up/down register configuration for pin CK</b> Default value: 0 0: Pull-up resistor in the I/O pad of pin CK is enabled. 1: Pull-down resistor in the I/O pad of pin CK is enabled.
13:12	PRVAL_CK	PRVAL_CK	<b>Pull-up/down register value for pin CLK</b> Default value: 10 00: Pull-up/down resistor in the I/O pad of pin CLK are all disabled. 01: Pull-up/down resistor in the I/O pad of pin CLK value is 47k. 10: Pull-up/down resistor in the I/O pad of pin CLK value is 47k. 11: Pull-up/down resistor in the I/O pad of pin CLK value is 23.5k.
10	PRCFG_CM	PRCFG_CM	<b>Pull-up/down register configuration for pin CM</b> Default value is 0. 0: Pull-up resistor in the I/O pad of pin CM is enabled. 1: Pull-down resistor in the I/O pad of pin CM is enabled.
9:8	PRVAL_CM	PRVAL_CM	<b>Pull-up/down register value for pin CMD/BS</b> Default value: 00 00: Pull-up/down resistor in the I/O pad of pin CMD/BS are all disabled. 01: Pull-up/down resistor in the I/O pad of pin CMD/BS value is 47k. 10: Pull-up/down resistor in the I/O pad of pin CMD/BS value is 47k. 11: Pull-up/down resistor in the I/O pad of pin CMD/BS value is 23.5k.
6	PRCFG_DA	PRCFG_DA	<b>Pull-up/down register configuration for pin DAT0, DAT1, DAT2 and DAT3</b> Default value: 0 0: Pull-up resistor in the I/O pad of pin DAT is enabled. 1: Pull-down resistor in the I/O pad of pin DAT is enabled.
5:4	PRVAL_DA	PRVAL_DA	<b>Pull-up/down register value for pin DAT0, DAT1, DAT2 and DAT3</b> Default value: 10 00: Pull-up/ down resistor in the I/O pad of pin DAT are all disabled. 01: Pull-up/down resistor in the I/O pad of pin DAT value is 47k. 10: Pull-up/down resistor in the I/O pad of pin DAT value is 47k. 11: Pull-up/down resistor in the I/O pad of pin DAT value is 23.5k.
2	PRCFG_INS	PRCFG_INS	<b>Pull-up/down register configuration for pin INS</b> Default value: 0 0: Pull-up resistor in the I/O pad of pin WP is enabled. 1: Pull-down resistor in the I/O pad of pin WP is enabled.
1:0	PRVAL_INS	PRVAL_INS	<b>Pull-up/down register value for pin INS</b> Default value: 10 00: Pull-up/down resistor in the I/O pad of pin INS are all disabled. 01: Pull-up/down resistor in the I/O pad of pin INS value is 47k. 10: Pull-up/down resistor in the I/O pad of pin INS value is 47k. 11: Pull-up/down resistor in the I/O pad of pin INS value is 23.5k.

A0270020 SDC CFG SD Memory Card Controller Configuration Register															00008000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name	DTOC								WDOD				SDIO		MDLE N	SIEN		
Type	RW								RW				RW		RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0		0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name	BSYDLY								BLKLEN				RW					
Type	RW								RW				RW					

<b>Reset</b>	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
--------------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

**Overview:** The register is used to configure the SD memory card controller when it is configured as the host of SD. The register is used to configure the SD memory card controller when it is configured as the host of SD memory card. If the controller is configured as the host of memory stick, the contents of the register will have no impact on the operation of the controller. Note that SDC\_CFG[31:16] can be accessed by 16-bit APB bus access.

Bit(s)	Mnemonic	Name	Description
31:24	<b>DTOC</b>	DTOC	<b>Data time-out counter</b> The period from finish of the initial host read command or the last read data block in a multiple block read operation to the start bit of the next read data block requires at least two serial clock cycles. The counter is used to extend the period (Read Data Access Time) in unit of 65,536 serial clock. See the register field descriptions of register bit RDINT for reference. 00000000: Extend 65,536 more serial clock cycles 00000001: Extend 65,536x2 more serial clock cycles 00000010: Extend 65,536x3 more serial clock cycles 00000011~11111110: ... 11111111: Extend 65,536x 256 more serial clock cycles
23:20	<b>WDOD</b>	WDOD	<b>Write data output delay</b> The period from finish of the response for the initial host write command or the last write data block in a multiple block write operation to the start bit of the next write data block requires at least two serial clock cycles. The register field is used to extend the period (Write Data Output Delay) in unit of one serial clock. 0000: No extension 0001: Extend 1 more serial clock cycle 0010: Extend 2 more serial clock cycles 0011~1110: ... 1111: Extend 15 more serial clock cycle
19	<b>SDIO</b>	SDIO	<b>Enables SDIO</b> 0: Disable SDIO mode 1: Enable SDIO mode
17	<b>MDLEN</b>	MDLEN	<b>Enables multiple data line</b> The register can be enabled only when SD memory card is applied and detected by software application. It is the responsibility of the application to program the bit correctly when an multi-media card is applied. If an multi-media card is applied and 4-bit data line is enabled, the 4 bits will be output every serial clock. Therefore, data integrity will fail. 0: Disable 4-bit data line 1: Enable 4-bit data line
16	<b>SIEN</b>	SIEN	<b>Enables serial interface</b> It should be enabled as soon as possible before any command. 0: Disable serial interface for SD 1: Enable serial interface for SD
15:12	<b>BSYDLY</b>	BSYDLY	<b>Only valid for the commands with R1b response</b> If the command has a response of R1b type, the SD controller must monitor the data line 0 for card busy status from the bit time that is two serial clock cycles after the command end bit to check if the operation in SD memory card have finished. The register field is used to expand the time between the command end bit and end of detection period to detect card busy status. If time is up and there is no card busy status on data line 0, the controller will abandon the

Bit(s)	Mnemonic	Name	Description
			detection. 0000: No extension 0001: Extend 1 more serial clock cycle 0010: Extend 2 more serial clock cycles 0011~1110: ... 1111: Extend 15 more serial clock cycle
11:0	<b>BLKLEN</b>	BLKLEN	<b>Block length</b> The register field is used to define the length of one block in unit of byte in a data transaction. The maximum value of block length is 2,048 bytes. 000000000000: Reserved 000000000001: Block length is 1 byte. 000000000010: Block length is 2 bytes. 000000000011~011111111110: ... 011111111111: Block length is 2,047 bytes. 100000000000: Block length is 2,048 bytes.

 A0270024 SDC\_CMD SD Memory Card Controller Command Register 00000000 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																<b>CMDF</b>
<b>Type</b>																<u>A1L</u>
<b>Reset</b>																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	INTC	STOP	RW	DTYPE	IDRT		RSPTYP		BREAK							<b>CMD</b>
<b>Type</b>	RW	RW	RW	RW	RW		RW		RW							RW
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview:** The register defines a SD memory card command and its attribute. Before the SD controller issues a transaction onto the SD bus, application shall specify other relative settings such as argument for command. After application writes the register, the SD controller will issue the corresponding transaction onto the SD serial bus. If the command is GO\_IDLE\_STATE, the controller will have serial clock on SD bus run 128 cycles before issuing the command.

Bit(s)	Mnemonic	Name	Description
16	<b>CMDFAIL</b>	CMDFAIL	If 4-bit SDIO mode is enabled and when CMD/DAT error occurs, set this bit to select whether to "wait stop command" or "wait data state machine idle". 0: Wait stop command 1: Wait data state machine idle
15	<b>INTC</b>	INTC	<b>Indicates if the command is GO_IRQ_STATE</b> If the command is GO_IRQ_STATE, the period between command token and response token will not be limited. 0: The command is not GO_IRQ_STATE. 1: The command is GO_IRQ_STATE.
14	<b>STOP</b>	STOP	<b>Indicates if the command is a stop transmission command</b> 0: The command is not a stop transmission command. 1: The command is a stop transmission command.
13	<b>RW</b>	RW	<b>Defines the command is a read command or write command</b> The register bit is valid only when the command causes a transaction

Bit(s)	Mnemonic	Name	Description
12:11	<b>DTYPE</b>	DTYPE	<p>with data token.</p> <p>0: The command is a read command. 1: The command is a write command.</p> <p><b>Defines data token type for the command</b></p> <p>00: No data token for the command 01: Single block transaction 10: Multiple block transaction, i.e. the command is a multiple block read or write command. 11: Stream operation. It can only be used when an multi-media card is applied.</p>
10	<b>IDRT</b>	IDRT	<p><b>Identification response time</b></p> <p>The register bit indicates if the command has a response with NID (i.e. 5 serial clock cycles as defined in SD Memory Card Specification Part 1 Physical Layer Specification version 1.0) response time. The register bit is valid only when the command has a response token. Thus the register bit must be set to 1 for CMD2 (ALL_SEND_CID) and ACMD41 (SD_APP_OP_CMD).</p> <p>0: Otherwise 1: The command has a response with NID response time.</p>
9:7	<b>RSPTYP</b>	RSPTYP	<p><b>Defines response type for the command</b></p> <p>For commands with R1 and R1b response, register SDC_CSTA (not SDC_STA) updates after response token is received. This register SDC_CSTA contains the status of the SD, and it can be used as a response interrupt source.</p> <p><i>Note: If CMD7 is used with all 0's RCA, then RSPTYP must be "000". Command "GO_TO_IDLE" also has RSPTYP='000'.</i></p> <p>000: There is no response for the command, e.g. broadcast command without response and GO_INACTIVE_STATE command. 001: The command has R1 response. R1 response token is 48-bit. 010: The command has R2 response. R2 response token is 136-bit. 011: The command has R3 response. Even though R3 is 48-bit response, it does not contain CRC checksum. 100: The command has R4 response. R4 response token is 48-bit. (only for MMC) 101: The command has R5 response. R5 response token is 48-bit. (only for MMC) 110: The command has R6 response. R6 response token is 48-bit. 111: The command has R1b response. If the command has a response of R1b type, SD controller must monitor the data line 0 for card busy status from the bit time that is 2 or 4 serial clock cycles after the command end bit to check if the operation in SD memory card has finished. There are two cases for detection of card busy status. The first case is that the host stops the data transmission during an active write data transfer. The card will assert busy signal after the stop transmission command end bit followed by 4 serial clock cycles. The second case is that the card is in idle state or receiving a stop transmission command between data blocks when multiple block write command is in progress. The register bit will be valid only when the command has a response token.</p> <p><b>Aborts pending MMC GO_IRQ_MODE command</b></p> <p>It is only valid for a pending GO_IRQ_MODE command waiting for MMC interrupt response.</p> <p>0: Other fields are valid. 1: Break a pending MMC GO_IRQ_MODE command in the controller. Other fields are invalid.</p>
6	<b>BREAK</b>	BREAK	<b>SD memory card command</b>
5:0	<b>CMD</b>	CMD	

Bit(s)	Mnemonic	Name	Description
Total 6 bits.			

 A0270028 SDC\_ARG SD Memory Card Controller Argument Register 00000000 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview:** The register contains the argument of the SD memory card command.

Bit(s)	Mnemonic	Name	Description
31:0	<b>ARG</b>	ARG	Contains argument of the SD memory card command.

 A027002C SDC\_STA SD Memory Card Controller Status Register 00000000 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WP											FEDA	FECM	BEDA	BECM	BESD
Type	RO											TBUS	DBUS	TBUS	DBUS	CBUS
Reset	0											Y	Y	Y	Y	Y

**Overview:** The register contains various statuses of SD controller as the controller is configured as the host of SD memory card.

Bit(s)	Mnemonic	Name	Description
15	<b>WP</b>	WP	Detects the status of write protection switch on SD memory card The register bit shows the status of write protection switch on SD memory card. There is no default reset value. Pin WP (Write Protection) is only useful when the controller is configured for SD memory card. 1: Write protection switch on, i.e. memory card is desired to be write-protected. 0: Write protection switch off, i.e. memory card is writable.
4	<b>FEDATBUS</b>	FEDATBUSY	Indicates if there is any transmission going on DAT line on SD bus This bit indicates directly the CMD line at card clock domain. For those commands without data but still involving DAT line, the register bit is useless. For example, if an erase command is issued, checking if the register bit is 0 before issuing the next command with data will not guarantee that the controller is idle. In this case, use register bit BESDCBUSY. 0: No transmission is going on DAT line on SD bus.

Bit(s)	Mnemonic	Name	Description
3	<b>FECMDBUS</b>	<b>FECMDBUSY</b> Y	1: There is transmission going on DAT line on SD bus.  <b>Indicates if there is any transmission going on CMD line on SD bus</b> This bit indicates directly the CMD line at card clock domain. 0: No transmission is going on CMD line on SD bus. 1: There is transmission going on CMD line on SD bus.
2	<b>BEDATBUS</b>	<b>BEDATBUSY</b> Y	<b>Indicates if there is any transmission going on DAT line on SD bus</b> 0: Backend SDC controller gets the info that no transmission is going on DAT line on SD bus. 1: Backend SDC controller gets the info that there is transmission going on DAT line on SD bus.
1	<b>BECMDBUS</b>	<b>BECMDBUSY</b> Y	<b>Indicates if there is any transmission going on CMD line on SD bus</b> This bit shows backend controller's CMD busy state. The busy state is synced from card clock domain to bus clock domain. 0: Backend SDC controller gets the info that no transmission is going on CMD line on SD bus. 1: Backend SDC controller gets the info that there is transmission going on CMD line on SD bus.
0	<b>BESDCBUS</b>	<b>BESDCBUSY</b> Y	<b>Indicates if SD controller is busy, i.e. is there any transmission going on CMD or DAT line on SD bus</b> This bit shows backend controller's SDC busy state. The busy state is synced from card clock domain to bus clock domain. 0: Backend SD controller is idle. 1: Backend SD controller is busy.

 A0270030 SDC\_RESP0 SD Memory Card Controller Response Register 0 00000000 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																<b>RESP[31:0][31:16]</b>
<b>Type</b>																RO
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>																<b>RESP[31:0][15:0]</b>
<b>Type</b>																RO
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview:** The register contains parts of the last SD memory card bus response. See descriptions of register field SDC\_RESP3.

Bit(s)	Mnemonic	Name	Description
31:0	<b>RESP[31:0]</b>	<b>RESP_31_0</b>	

 A0270034 SDC\_RESP1 SD Memory Card Controller Response Register 1 00000000 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																<b>RESP[63:32][31:16]</b>
<b>Type</b>																RO
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Name	RESP[63:32][15:0]															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview:** The register contains parts of the last SD memory card bus response. See descriptions of register field SDC\_RESP3.

Bit(s)	Mnemonic	Name	Description
31:0	RESP[63:32]	RESP_63_32	

#### A0270038 SDC\_RESP2 SD Memory Card Controller Response Register 2 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RESP[95:64][31:16]															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RESP[95:64][15:0]															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview:** The register contains parts of the last SD memory card bus response. See descriptions of register field SDC\_RESP3.

Bit(s)	Mnemonic	Name	Description
31:0	RESP[95:64]	RESP_95_64	

#### A027003C SDC\_RESP3 SD Memory Card Controller Response Register 3 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RESP[127:96][31:16]															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RESP[127:96][15:0]															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview:** The register contains parts of the last SD memory card bus response. Register fields SDC\_RESP0, SDC\_RESP1, SDC\_RESP2 and SDC\_RESP3 compose the last SD memory card bus response. For response of type R2, i.e. response of commands ALL\_SEND\_CID, SEND\_CSD and SEND\_CID, only bit 127 to 0 of the response token are stored in register fields SDC\_RESP0, SDC\_RESP1, SDC\_RESP2 and SDC\_RESP3. For response of other types, only bit 39 to 8 of the response token are stored in register field SDC\_RESP0.

Bit(s)	Mnemonic	Name	Description
31:0	RESP[127:96] 6]	RESP_127_96	

A0270040 SDC\_CMDSTA SD Memory Card Controller Command Status Register 00000000 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														RSPC R	CMDT O	CMDR DY
Type														RC	RC	RC
Reset														0	0	0

**Overview:** The register contains the status of SD controller during command execution and that of SD bus protocol after command execution when the SD controller is configured as the host of SD memory card. The register can also be used as an interrupt source. The register is cleared when being read. Meanwhile, if the interrupt is enabled and thus interrupt caused by the register is generated, reading the register will de-assert the interrupt.

Bit(s)	Mnemonic	Name	Description
2	RSPCRCER	RSPCRCERR	<b>CRC error on CMD detected</b> '1' indicates the SD controller detects a CRC error after reading a response from the CMD line. 0: Otherwise 1: SD controller detects a CRC error after reading a response from the CMD line.
1	CMDTO	CMDTO	<b>Time-out on CMD detected</b> '1' indicates the SD controller detects a time-out condition while waiting for a response on the CMD line. 0: Otherwise 1: SD controller detects a timeout condition while waiting for a response on the CMD line.
0	CMDRDY	CMDRDY	<b>For command without response, the register bit will be 1 once the command is completed on SD bus</b> For command with response, the register bit will be 1 whenever the command is issued onto the SD bus and its corresponding response is received without CRC error. 0: Otherwise 1: Command with/without response is finished successfully without CRC error.

 A0270044 SDC\_DATSTA SD Memory Card Controller Data Status Register 00000000 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														DATT O	BLKD ONE	
Type														RC	RC	
Reset														0	0	

**Overview:** The register contains the status of SD controller during data transfer on DAT line(s) when the SD controller is configured as the host of SD memory card. The register can be used as an interrupt source. The

register is cleared when being read. Meanwhile, if the interrupt is enabled and thus interrupt caused by the register is generated, reading the register will de-assert the interrupt.

Bit(s)	Mnemonic	Name	Description
9:2	DATCRCER	DATCRCERR	<b>CRC error on DAT detected</b>  '1' indicates that the SD controller detects a CRC error for bit n after reading a block of data from the DAT line or SD signals a CRC error after writing a block of data to the DAT line.  0: Otherwise 1: SD controller detects a CRC error after reading a block of data from the DAT line or SD signals a CRC error after writing a block of data to the DAT line.  <i>Note: n is 7 ~ 1 for 8-bits mode. Each bit is read and cleared individually.</i>
1	DATTO	DATTO	<b>Time-out on DAT detected</b>  A '1' indicates that the SD controller detects a time-out condition while waiting for data token on the DAT line.  0: Otherwise 1: SD controller detects a time-out condition while waiting for data token on the DAT line.
0	BLKDONE	BLKDONE	<b>Indicates the status of data block transfer</b>  0: Otherwise 1: A data block is successfully transferred.

A0270048 SDC_CSTA SD Memory Card Status Register 00000000																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CSTA [31:0][31:16]															
Type	RC															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
Name	CSTA [31:0][15:0]															
Type	RC															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

**Overview:** After commands with R1 and R1b respond this register containing the status of the SD card, it will be used as a response interrupt source. In all register fields, logic high indicates error, and logic low indicates no error. The register is cleared when being read. Meanwhile, if the interrupt is enabled and thus interrupt caused by the register is generated, reading the register will de-assert the interrupt.

Bit(s)	Mnemonic	Name	Description
31:0	CSTA [31:0]	CSTA_31_0	CSTA31: OUT_OF_RANGE. The command's argument is out of the allowed range for this card.  CSTA30: ADDRESS_ERROR. A misaligned address that does not match the block length is used in the command.  CSTA29: BLOCK_LEN_ERROR. The transferred block length is not allowed for this card, or the number of transferred bytes does not match the block length.  CSTA28: ERASE_SEQ_ERROR. An error in the sequence of erase commands occurs.  CSTA27: ERASE_PARAM. An invalid selection of write-blocks for erase occurs.  CSTA26: WP_VIOLATION. Attempt to program a write-protected

block.

- CSTA25: Reserved. Return to 0.
- CSTA24: LOCK\_UNLOCK\_FAILED. Set when a sequence or password error is detected in lock/unlock card command or if there is an attempt to access a locked card.
- CSTA23: COM\_CRC\_ERROR. The CRC check of the previous command fails.
- CSTA22: ILLEGAL\_COMMAND. Command not legal for the card state.
- CSTA21: CARD\_ECC\_FAILED. Card internal ECC is applied but fails to correct the data.
- CSTA20: CC\_ERROR. Internal card controller error.
- CSTA19: ERROR. A general or unknown error occurs during the operation.
- CSTA18: UNDERRUN. The card cannot sustain data transfer in stream read mode.
- CSTA17: OVERRUN. The card cannot sustain data programming in stream write mode.
- CSTA16: CID/CSD\_OVERWRITE. It can be either one of the following errors: 1) The CID register has been already written and cannot be overwritten; 2) The read-only section of the CSD does not match the card; 3) An attempt to reverse the copy (set as the original) or permanent WP (unprotected) bits is made.
- CSTA[15: 4]: Reserved. Return to 0.
- CSTA3: AKE\_SEQ\_ERROR. Error in the sequence of authentication process
- CSTA[2: 0]: Reserved. Return to 0.

**A027004C SDC\_IRQMASK0 SD Memory Card IRQ Mask Register 0 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>IRQMASK [31:0][31:16]</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>IRQMASK [31:0][15:0]</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview:** The register contains parts of SD memory card interrupt mask register. See the register descriptions of register SDC\_IRQMASK1 for reference. The register masks interrupt sources from register SDC\_CMDSTA and SDC\_DATSTA. IRQMASK[3:0] is for SDC\_CMDSTA, and IRQMASK[18:16] for SDC\_DATSTA. Note that IRQMASK[18] masks SDC\_DATSTA[9:2] together. '1' in some bits of the register masks the corresponding interrupt source with the same bit position. For example, if IRQMASK[0] is 1, then the interrupt source from register field CMDRDY of register SDC\_CMDSTA will be masked. '0' in some bits does not cause interrupt mask on the corresponding interrupt source from registers SDC\_CMDSTA and SDC\_DATSTA.

Bit(s)	Mnemonic	Name	Description
31:0	<b>IRQMASK [31:0]</b>	IRQMASK_31_0	

A0270050 SDC\_IRQMASK1 SD Memory Card IRQ Mask Register 1 00000000 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	IRQMASK [63:32][31:16]															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	IRQMASK [63:32][15:0]															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Overview:** The register contains parts of SD memory card interrupt mask register. Registers SDC\_IRQMASK1 and SDC\_IRQMASK0 compose the SD memory card interrupt mask register. The register masks interrupt sources from register SDC\_CSTA. '1' in some bits of the register masks the corresponding interrupt source with the same bit position. For example, if IRQMASK[63] is 1, then the interrupt source from register field OUT\_OF\_RANGE of register SDC\_CSTA will be masked. '0' in some bits does not cause interrupt mask on the corresponding interrupt source from register SDC\_CSTA.

Bit(s)	Mnemonic	Name	Description
31:0	IRQMASK [63:32]	IRQMASK_63_32	

 A0270054 SDIO\_CFG SDIO Configuration Register 00000000 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									DISSE L				INTCS EL	DSBS EL	INTEN	
Type									RW				RW	RW	RW	
Reset									0				0	0	0	

**Overview:** The register is used to configure functions for SDIO.

Bit(s)	Mnemonic	Name	Description
5	DISSEL	DISSEL	<b>Selects data block interrupt source</b> 0: The host detects SDIO interrupt during interrupt period between two data blocks of multiple block data access. 1: The host ignores SDIO interrupt during interrupt period between two data blocks of multiple block data access.
3	INTCSEL	INTCSEL	<b>Selects interrupt control</b> 0: The host detects DAT1 low as SDIO interrupt. 1: The host detects DAT3/DAT2/DAT1/DAT0 4'b1101 as SDIO interrupt.
2	DSBSEL	DSBSEL	<b>Selects data block start bit</b> 0: Use data line 0 as start bit of data block. Other data lines are ignored. 1: Start bit of a data block is received only when all data line 0-3 become low.
0	INTEN	INTEN	<b>Enables interrupt for SDIO</b> 0: Disable

Bit(s)	Mnemonic	Name	Description
			1: Enable

 A0270058 SDIO STA SDIO Status Register 00000000 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															IRQ	
Type															RO	
Reset															0	

**Overview:** This register is used to identify if there is SDIO interrupt during the interrupt period on data line.

Bit(s)	Mnemonic	Name	Description
0	IRQ	IRQ	<p><b>SDIO interrupt exists on the data line.</b>  For example, when in the interrupt period or the 1-bit data line mode and DAT1/5 goes low from high, this bit will become 1 from 0. If DAT1/5 goes high from low, this bit will become 0 from 1.  0: There is no SDIO interrupt existing on the data line.  1: There is SDIO interrupt existing on the data line.</p>

 A0270080 CLK\_RED CLK Latch Configuration Register 00000000 

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			CMD_RED													
Type			RW													
Reset			0													
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			DAT_RED						CLKP AD_R ED	CLK_LATCH H						
Type			RW						RW	RW						
Reset			0						0	0						

**Overview:** The register is used to configure the MSDC sample data/response clock. Note that only when MSDC\_IOCON[19] = 1 will the host latch response; otherwise MSDC FSM will handle the response from PAD directly.

Bit(s)	Mnemonic	Name	Description
29	CMD_RED	CMD_RED	<p><b>Determines the command response from card output is latched at falling edge or rising edge of internal clock</b>  Only effective when CLK_LATCH = 1  0: Internal clock rising edge to latch response  1: Internal clock falling edge to latch response</p>
13	DAT_RED	DAT_RED	<p><b>Determines the input data from card output is latched at falling edge or rising edge of internal sample clock</b>  Only effective when CLK_LATCH = 1  0: Internal clock rising edge to latch data</p>

Bit(s)	Mnemonic	Name	Description
7	CLKPAD_R	CLKPAD_RED	<p>1: Internal clock falling edge to latch data</p> <p><b>Determines the input data from card is latched at falling edge or rising edge of the feedback clock from pad</b></p> <p>The suggested setting is 0 when SD serial clock is lower than 25MHz. The suggestion setting is 1 when SD serial clock is higher than 25MHz. The suggestion setting is 0 for MMC card no matter the serial clock rate is high speed or default speed. Only effective when CLK_LATCH = 0.</p> <p>0: Internal feedback clock rising edge to latch data/response 1: Internal feedback clock falling edge to latch data/response</p>
6	CLK_LATCH	CLK_LATCH	<p><b>Determines which clock to latch data from card</b></p> <p>The suggested setting is 1 if SCLKF in register field MSDC_CFG is 0x0. Otherwise, the suggested setting is 0.</p> <p>0: Internal feedback clock is used to latch data/response from card. 1: Internal clock is used to latch data/response from card.</p>

A0270098 DAT_CHECKSUM MSDC Rx Data Checksum Register																00000000					
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16					
<b>Name</b>																					
<b>Type</b>																					
<b>Reset</b>																					
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
<b>Name</b>																					
<b>Type</b>																					
<b>Reset</b>																					
DAT_CHECKSUM[31:16]																					
RW																					
DAT_CHECKSUM[15:0]																					
RW																					
0																					

**Overview:** The register is used to compute the checksum value of Rx read data

Bit(s)	Mnemonic	Name	Description
31:0	DAT_CHEC KSUM	DAT_CHECKSUM	The checksum algorithm is 32-bit XOR.

## 3.18 BTIF

### 3.18.1 General Description

Bluetooth Interface (BTIF) is designed in SOC (BT+GSM) as the UART interface between the BT chip and baseband chip. As in the UART design, BTIF is an APB slave which transmits or receives data by MCU access or through DMA/VFIFO.




Figure 49. Interface connection between BT and baseband system

## 3.18.2 Register Definition

## BTIF+0000h Rx Buffer Register

## BTIF\_RBR

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RBR[7:0]															
Type	RO															

**RBR** Rx buffer register. A read-only register. The received data can be read by accessing this register. This register is valid only when BTIF\_FAKELCR[7] (0x0C) is 0.

## BTIF+0000h Tx Holding Register

## BTIF\_THR

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	THR[7:0]															
Type	WO															

**THR** Tx holding register. A write-only register. The data to be transmitted are written to this register and sent to the Bluetooth via BTIF. This register is valid only when BTIF\_FAKELCR[7] (0x0C) is 0.

## BTIF+0004h Interrupt Enable Register

## BTIF\_IER

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TXEE N RXFE N															
Type	W/R W/R															
Reset	0 0															

This register is valid only when BTIF\_FAKELCR[7] is 0.

- TXEEN** Enables Tx empty interrupt. When set to 1, an interrupt will be generated if the Tx holding register is empty.
- 0** No interrupt will be generated if the Tx holding register is empty.
  - 1** An interrupt will be generated if the Tx holding register is empty
- RXFEN** Enables Rx full interrupt. When set to 1, an interrupt will be generated if the Rx buffer contains data.
- 0** No interrupt will be generated if the Rx buffer contains data.
  - 1** An interrupt will be generated if the Rx buffer contains data.

BTIF+0008h Interrupt Identification Register																BTIF_IIR	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name													<b>ID2</b>	<b>ID1</b>	<b>ID0</b>	<b>NINT</b>	
Type													RO	RO	RO	RO	
Reset													0	0	0	1	

This register is valid only when BTIF\_FAKELCR (0x0C) is not 0xBF.

- IIR** Identifies if there are pending interrupts. The following table lists the IIR[5:0] codes associated with the possible interrupts:

*Table 53. IIR[5:0] codes associated with the possible interrupts*

IIR[3:0]	Priority level	Interrupt	Source
0001	-	No pending interrupt	
0100	1	Rx data received	Rx data received
1100	2	Rx data time-out	Time-out on character in Rx buffer
0010	3	Tx holding register empty	Tx holding register empty.

#### Rx data received interrupt

A Rx received interrupt (IIR[3:0] = 0x04) is generated when RXFEN (IER[0]) is set and Rx data are placed in the Rx buffer register. The interrupt is cleared by reading the Rx buffer register.

#### Rx data time-out interrupt

The Rx data time-out interrupt will be generated if all of the following conditions are applied:

1. Rx buffer is empty.
2. The most recent character is received longer than (RTOCNT\*bclk period\*4).
3. RXFEN (IER[0]) is set to 1.

The time-out timer is restarted upon receipt of a new byte from the Rx shift register. This interrupt is only valid while VFIFO is used. This register is cleared by reading the VFIFO status register (0x4C).

#### Tx holding register empty

A Tx holding register empty interrupt (IIR[3:0] = 0x02) is generated when TXEEN(IER[1]) is set and no data are placed in the Tx holding register. This interrupt is cleared by writing data into BTIF\_THR (0x00).

BTIF+0008h FIFO_CTRL																BTIF_FIFOCTRL		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	CLRT	CLRR
Name																		
Type																	WO	WO
Reset																	0	0

This register is valid only when BTIF\_FAKELCR (0x0C) is not 0xBF.

**CLRT** Clears transmit FIFO. This bit is self-clearing.

- 0** Leave Tx FIFO intact.
- 1** Clear all the bytes in Tx FIFO.

**CLRR** Clears receive FIFO. This bit is self-clearing.

- 0** Leave Rx FIFO intact.
- 1** Clear all the bytes in Rx FIFO.

BTIF+000Ch FAKE LCR																BTIF_FAKELCR		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	FAKELCR[7:0]	R/W
Name																		
Type																		
Reset										0	0	0	0	0	0	0	0	

**FAKELCR** This register is added to synchronize the software control method of UART. When FAKELCR[7] is 1, RBR(0x00), THR(0x00) and IER(0x04) will not be readable/writable. When FAKELCR is 0xBF, RBR(0x00), THR(0x00), IER(0x04), IIR(0x08) and LSR(0x14) will not be readable/writable.

#### BTIF+0014h Line Status Register

#### BTIF\_LSR

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	TEM	THRE
Name																	DR	
Type																	RO	

Reset									1	1					0
-------	--	--	--	--	--	--	--	--	---	---	--	--	--	--	---

**LSR** Line status register. Readable when LCR != 0xBF.

**TEM**Tx holding register is empty.

- 0** Empty conditions are not met.
- 1** This bit is set when the Tx holding register is empty.

**THRE** Indicates if Tx FIFO is reduced to its trigger level

- 0** Reset whenever the contents of Tx FIFO are more than its trigger level (FIFOs are enabled)
- 1** Set whenever the contents of Tx FIFO are reduced to its trigger level (FIFOs are enabled)

**DR** Data Ready

- 0** Cleared by reading the Rx buffer.
- 1** Set by the Rx buffer becoming full.

#### BTIF+0048h Sleep Enable Register

#### BTIF\_SLEEP\_EN

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																SLEEP_EN
Type																R/W
Reset																0

**SLEEP\_EN** For sleep mode issue

- 0** Does not deal with sleep mode indication signal
- 1** Activate flow control according to software initial settings when the chip enters the sleep mode. Release hardware flow when the chip wakes up.

#### BTIFn+004Ch DMA Enable Register

#### BTIF\_DMA\_EN

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name														TO_C NT_A UTOR ST	TX_D MA_E N	RX_D MA_E N	
Type															R/W	R/W	R/W
Reset															0	0	0

**RX\_DMA\_EN** RX\_DMA mechanism enabling signal

- 0** Does not use DMA in Rx.
- 1** Use DMA in Rx. When this register is enabled, the flow control is based on the DMA threshold and generates a time-out interrupt

**TX\_DMA\_EN** TX\_DMA mechanism enabling signal 

- 0** Does not use DMA in Tx.
- 1** Use DMA in Tx. When this register is enabled, the flow control is based on the DMA threshold and generates a time-out interrupt for DMA.

**TO\_CNT\_AUTORST** Time-out counter auto reset register 

- 0** After Rx time-out takes place, the software shall reset the interrupt by reading BTIF 0x4C.
- 1** The time-out counter will be auto reset.

**BTIF+0054h Rx Time-out Count** **BTIF\_RTOCNT**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RTOCNT[7:0]															
Type	R/W															
Reset	0x40															

**RTOCNT** Used for Rx time-out interrupt. The Rx time-out interrupt will be generated when:

1. RXFEN (0x04[0]) is set to 1.
2. Rx buffer is empty.
3. The most recent character is received longer than (RTOCNT\*bclk period\*4).

**BTIF+0060h TRX\_TRIGGER\_LEVEL** **BTIF\_TRI\_LVL**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BTIF_LOOP										RX_TRI_LVL					
Type	R/W										R/W					
Reset	0x0										0x5					

**TX\_TRI\_LVL** Used for Tx FIFO trigger threshold. THRE(0x14[5]) will be set if the data in the TXFIFO are less than TX\_TRI\_LVL.**RX\_TRI\_LVL** Used for Rx FIFO trigger threshold. A Rx trigger interrupt (IIR(0x08] = 4) might be set if the data in the RXFIFO are more than RX\_TRI\_LVL. The output flow control signal will also be set if the data in the RXFIFO are more than RX\_TRI\_LVL.**BTIF\_LOOP** Enables BTIF loop back mode. The data output from Tx will be received by Rx.

## BTIF+0064h SLEEP\_WAKEUP

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																SLEEP_WAKE
Type																WO
Reset																1

**SLEEP\_WAKE** ARM9 side btif\_sleep\_wakeup\_in\_b is connected to eint[16] (ARM9 has eint[19:0]).  
ARM7 side btif\_sleep\_wakeup\_in\_b is connected to eint[0] (ARM7 has eint[3:0])

## BTIF+0068h ASYNC\_WAIT\_TIME

## BTIF\_WAT\_TIME

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																WAT_TIME_2
Type																R/W
Reset																0x2

**ASYNC\_WAIT\_TIME** Sets up waiting time of RX read-out.

**WAT\_TIME\_1** The first level of wait time.

**WAT\_TIME\_2** The second level of wait time.

Notes: The value of WAT\_TIME\_1/ WAT\_TIME\_1 cannot be smaller than 0x2.

## BTIF+006Ch NEW\_HANDSHAKE

## BTIF\_HANDSHAKE

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																RTO_EXT
Type																R/W
Reset																0

## HIGH\_SPEED\_EN HANDSHAKE

**NEW\_HANDSHAKE** The default value of handshake is 0. The function of handshake is disabled. The function of BTIF has limitation. The ratio of bclk cannot be bigger than 2; otherwise, two system data transmissions will be wrong. If the value of handshake is 1, the ratio of bclk will be free.

Enables handshake mode.

**high\_speed\_en** Enables high speed mode. Reserved.

**RTO\_EXT** Extends the value of RX time-out counter (16\*rto\_time).