2023 Digital IC Design Homework 4

NAME	林柏兒		C D	esign Homework 4	•	
		-				
Student ID Q36114239						
Simulation Result						
Functional		100		Gate-level	100	
simulation				simulation		
START!!! Simulation Start Layer 0 output is correct! Layer 1 output is correct! S U M M A R Y Congratulations! Layer 0 data have been generated successfully! The result is terminate at 21765 cycle				•	penerated successfully! The result is FASS!! penerated successfully! The result is FASS!!	
Synthesis Result						
Total logic elements			494	494		
Total memory bits			0			
Embedded multiplier 9-bit elements			0			
Total cycle used			21765			
Flow Summary						
< <filter>></filter>						
Flow Status			Su	Successful - Sat May 06 12:58:18 2023		
Quartus Prime Version		on	20.1.1 Build 720 11/11/2020 SJ Lite Edition			
Revision Name			А٦	ATCONV		
Top-level Entity Name			Α٦	CONV		
Family			Су	Cyclone IV E		
Device			EF	EP4CE55F23A7		
Timing Models			Fir	Final		
Total logic elements			49	494 / 55,856 (< 1 %)		
Total registers			16	166		
Total pins			82	82 / 325 (25 %)		
Total virtual	Total virtual pins			0		
Total memory bits			0	0 / 2,396,160 (0 %)		
Embedded Multiplier 9-bit elements			0	0 / 308 (0 %)		
Total PLLs			0	0 / 4 (0 %)		

Description of your design

主要使用的演算法:用 mapping 的方式,不要每次做 conv 時都重新抓 data 值,這樣會很花 cycle。一開始只做奇數排,做完一輪後再做偶數排。

主要分四個狀態: CONV、LAYER0、LAYER1、DONE。

CONV: Mapping 時會將最後兩直排的值記下來,並往前一個直排,這樣只需要花 3 個 cycle 讀下一個 data。

LAYERO: 將 conv 完後的值丟到 cdata_wr, caddr_wr 也是對應的值。

LAYER1: LAYER0 做完就到 LAYER1, 去看 caddr_wr 對應的 cdata_wr 有沒

有比當前的 cdata wr 大,若有,則取代;若無,則維持原值。

DONE: 將 busy 拉低, 並讓 testfixture 去 check result

 $Scoring = (Total\ logic\ elements + Total\ memory\ bits + 9*Embedded\ multipliers\ 9-bit\ elements)\ X\ Total\ cycle\ used$

* Total logic elements must not exceed 1000.